WO2021147451A1 - 显示面板的测试电路、方法及显示面板 - Google Patents
显示面板的测试电路、方法及显示面板 Download PDFInfo
- Publication number
- WO2021147451A1 WO2021147451A1 PCT/CN2020/126236 CN2020126236W WO2021147451A1 WO 2021147451 A1 WO2021147451 A1 WO 2021147451A1 CN 2020126236 W CN2020126236 W CN 2020126236W WO 2021147451 A1 WO2021147451 A1 WO 2021147451A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- test
- signal
- sub
- panel
- circuit
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof
Definitions
- This application belongs to the field of display technology, and in particular relates to a test circuit and method of a display panel, and a display panel.
- Fig. 1 is a schematic diagram of a display panel.
- the display panel includes a display area and a non-display area.
- the non-display area a number of traces are centrally arranged, and the traces include data lines.
- densely routed areas there is a high possibility of short circuits between adjacent data lines. Once a short circuit occurs between the data lines, it will adversely affect the display effect of the display panel, thereby causing a yield loss of the display panel.
- the embodiments of the present application provide a test circuit and method for a display panel, and a display panel, which can avoid the yield loss of the display panel.
- an embodiment of the present application provides a test circuit for a display panel, including:
- the panel test sub-circuit includes a panel test switch unit.
- the panel test switch unit is configured to be connected to the data line of the display panel.
- the panel test sub-circuit is used to control the panel test switch unit to be turned on or on according to the received multiple panel test control signals. Turn off to transmit multiple panel test signals;
- the array test sub-circuit includes an array test switch unit and a test terminal.
- the array test switch unit is configured to be connected to the panel test sub-circuit and the data line.
- the array test sub-circuit is used to control the array test according to the received multiple array test control signals
- the switch unit is turned on or off to output a short-circuit judgment signal through the test terminal according to multiple panel test signals transmitted by the panel test sub-circuit.
- the short-circuit judgment signal is used to judge whether there is a short-circuited data line in the display panel.
- At least one set of array test switch units are turned on, and when at least one set of array test switches are turned on, the panel test signals corresponding to different types of sub-pixels in the display panel are alternately changed to take effect Level.
- An embodiment of the present application provides a display panel including the test circuit of the display panel in the technical solution of the first aspect.
- the embodiments of the present application provide a test circuit, method and display panel for a display panel.
- the panel test switch unit in the panel test sub-circuit is controlled.
- the turn-on and turn-off, and control the turn-on of the array test switch unit in the array test sub-circuit can be turned off to transmit the panel test signal to the test terminal in the array test sub-circuit.
- at least one set of array test switches are turned on, multiple panel test signals are alternately changed to effective levels to perform a short circuit test on each data line.
- the short-circuit judgment signal output by the test terminal can be used to test whether the data line in the display panel is short-circuited, so that relevant measures can be taken in time to avoid the yield loss of the display panel.
- Fig. 1 is a schematic diagram of a display panel
- FIG. 2 is a schematic structural diagram of a test circuit of a display panel provided by an embodiment of the application.
- FIG. 3 is a schematic structural diagram of a test circuit of a display panel provided by another embodiment of the application.
- FIG. 4 is a signal timing diagram corresponding to the test circuit of the display panel shown in FIG. 2 provided by an embodiment of the application;
- FIG. 5 is another signal timing diagram corresponding to the test circuit of the display panel shown in FIG. 2 provided by an embodiment of the application;
- FIG. 6 is a signal timing diagram corresponding to the test circuit of the display panel shown in FIG. 3 provided by an embodiment of the application;
- FIG. 7 is a flowchart of a method for testing a display panel provided by an embodiment of the application.
- the embodiments of the present application provide a test circuit and method for a display panel, and a display panel, which can be applied to a scenario where a short circuit test is performed on a data line in the display panel.
- a short circuit test is performed on a data line in the display panel.
- it can be applied to a display panel that includes an AT test sub-circuit that is a panel test sub-circuit that uses a demultiplexing method, that is, a demux method.
- the test circuit, method, and display panel in the embodiments of the present application can perform a short-circuit test on the data line in the display panel to determine whether there is a short-circuited data line in the display panel, so that the short-circuit fault of the data line can be found in advance, and relevant measures can be taken in time. Measures to avoid the yield loss of the display panel.
- FIG. 2 is a schematic structural diagram of a test circuit of a display panel provided by an embodiment of the application.
- FIG. 3 is a schematic structural diagram of a test circuit of a display panel provided by another embodiment of the application.
- the test circuit of the display panel may include a panel test sub-circuit P1, that is, a CT test sub-circuit P1, and an array test sub-circuit P2, that is an AT test sub-circuit P2.
- the panel test sub-circuit P1 includes a plurality of panel test switch units.
- the panel test switch unit is configured to be connected with the data line of the display panel.
- the panel test switch unit may specifically be a switch device, such as a thin film transistor (TFT), etc., which is not limited herein.
- TFT thin film transistor
- the panel test sub-circuit P1 is used to control the panel test switch unit to be turned on or off according to the received multiple panel test control signals to transmit multiple panel test signals.
- the panel test control signal can be generated by the panel test control signal terminal and transmitted through the panel test control signal line.
- the panel test signal can be generated by the panel test signal terminal and transmitted through the panel test signal line.
- the number of panel test control signals can be multiple.
- the number of panel test control signal terminals can be multiple, and the number of panel test signal control lines can be multiple.
- the number of panel test signals can be multiple.
- the number of panel test signal terminals can be multiple, and the number of panel test signal lines can be multiple. This does not limit the number of panel test control signals and panel test signals.
- the array test sub-circuit P2 may include a plurality of array test switch units and a plurality of test terminals.
- the array test switch unit is configured to be connected to the panel test sub-circuit P1 and the data line.
- the array test switch unit may specifically be a switch device, such as a TFT, etc., which is not limited herein.
- the array test sub-circuit P2 is used to control the array test switch unit to be turned on or off according to the received multiple array test control signals, so as to output a short circuit judgment signal through the test terminal according to the multiple panel test signals transmitted by the panel test sub-circuit P1 .
- the short-circuit determination signal is used to determine whether there is a short-circuited data line in the display panel.
- the array test control signal can be generated by the array test control signal terminal and transmitted through the array test control signal line. Due to the large number of data lines and dense arrangement, in the product design, each data line cannot correspond to a test terminal, so the array test sub-circuit P2 in the demux mode is introduced.
- the array test sub-circuit P2 in the embodiment of the present application is an array test sub-circuit using a demux method.
- One test terminal in the array test sub-circuit P2 can correspond to more than two data lines.
- the array test sub-circuit P2 in the test circuit shown in FIG. 2 shows the test terminals Pad1, Pad2, and Pad3.
- the test terminals are not limited to Pad1, Pad2, and Pad3, and may include more test terminals, which are not shown in Figure 2 one by one.
- each test terminal corresponds to four data lines.
- the array test sub-circuit P2 in the test circuit shown in FIG. 3 shows test terminals Pad1, Pad2, and Pad3.
- the test terminals are not limited to Pad1, Pad2, and Pad3, and can include more test terminals, which are not shown in Figure 3 one by one.
- each test terminal corresponds to two data lines.
- At least one group of array test switch units are turned on.
- the panel test signals corresponding to different types of sub-pixels in the display panel are alternately changed to effective levels.
- An array test control signal can control the on and off of a group of array test switch units. Multiple array test control signals can control the on and off of multiple groups of array test switch units. If the array test control signal is at the effective level, a group of array test switch units controlled by the array test control signal are turned on. If the array test control signal is at a failure level, a group of array test switch units controlled by the array test control signal are turned off.
- the display panel may include a variety of sub-pixels, and each sub-pixel may correspond to a panel test signal, that is, one panel test signal is used to detect a type of sub-pixel.
- the sub-pixels can include three sub-pixels: red sub-pixel, green sub-pixel and blue sub-pixel. The red sub-pixel corresponds to one panel test signal, the green sub-pixel corresponds to another panel test signal, and the blue sub-pixel corresponds to another panel test. Signal.
- the panel test signals corresponding to different types of sub-pixels in the display panel are alternately changed to effective levels. At the same time, at most one of the different panel test signals is the effective level.
- the panel test signal can be transmitted to the test terminal output through the conductive panel test switch unit and the conductive array test switch unit, and the short circuit judgment signal output by the test terminal is the panel test signal . If the data line in the display panel is short-circuited, the panel test signal will be affected by the short-circuited data line in the process of passing the conductive panel test switch unit and the conductive array test switch unit, and is transmitted to the test terminal and output through the test terminal. The short circuit judgment signal is different from the panel test signal. Therefore, it can be determined whether there is a short-circuited data line in the display panel according to the short-circuit determination signal.
- the on and off of the panel test switch unit in the panel test sub-circuit P1 is controlled, and the array test is controlled
- the conduction of the array test switch unit in the sub-circuit P2 can be turned off to transmit the panel test signal to the test terminal in the array test sub-circuit P2.
- at least one set of array test switches are turned on, multiple panel test signals are alternately changed to effective levels to perform a short circuit test on each data line.
- the short-circuit judgment signal output by the test terminal can be used to test whether the data line in the display panel is short-circuited, so that relevant measures can be taken in time to avoid the yield loss of the display panel.
- control terminal of the panel test switch unit is configured to be connected to the panel test control signal line for transmitting the panel test control signal.
- One of the first terminal and the second terminal of the panel test switch unit is configured to be connected with a panel test signal line for transmitting a panel test signal.
- the other one of the first terminal and the second terminal of the panel test switch unit is configured to be connected to the data line.
- the control end of the array test switch unit is configured to be connected with an array test control signal line for providing array test control signals.
- One of the first terminal and the second terminal of the array test switch unit is configured to be connected to the data line.
- the other of the first terminal and the second terminal of the array test switch unit is configured to be connected to the test terminal.
- the sub-pixels include a first sub-pixel, a second sub-pixel, and a third sub-pixel.
- the first sub-pixel, the second sub-pixel, and the third sub-pixel may specifically be a red sub-pixel, a blue sub-pixel, and a green sub-pixel, respectively.
- the sub-pixels shown in FIGS. 2 and 3 include a red sub-pixel R, a blue sub-pixel B, and a green sub-pixel G.
- the panel test switch unit specifically includes TFT K1 to K20.
- the array test switch unit includes TFT T1 to T12.
- the signal line and the signal generated by the signal line are denoted by the same reference number.
- the panel test control signal generated by the panel test control signal line D_SW1 is also denoted by D_SW1.
- a group of array test switch units are turned on.
- multiple groups of array test switch units are turned on sequentially.
- One test cycle includes more than two test sub-periods.
- the effective level is high, and correspondingly, the failure level is low. Or, the effective level is a low level, and correspondingly, the failure level is a low level.
- the effective level can be specifically set according to the work scenario and work requirements, and is not limited here.
- the control terminals of the panel test switch units K1, K4, K6, K9, K11, K14, K16, and K19 are connected to the panel test control signal line D_SW1.
- the control terminals of the panel test switch units K2, K5, K7, K10, K12, K15, K17, and K20 are connected to the panel test control signal line D_SW2.
- the control ends of the panel test switch units K3, K8, K13 and K18 are connected to the panel test control signal line D_SW3.
- FIG. 4 is a signal timing diagram corresponding to the test circuit of the display panel shown in FIG. 2 provided by an embodiment of the application. As shown in Fig. 4, one test cycle includes four test sub-periods, and the four test sub-periods are t1, t2, t3, and t4, respectively.
- the effective level of the panel test control signal is high, the effective level of the panel test signal is low, and the effective level of the array test control signal is low.
- the panel test control signal D_SW1 continues to be at the failure level, and the panel test control signals D_SW2 and D_SW3 continue to be at the effective level.
- the panel test switch units K1, K4, K6, K9, K11, K14, K16, and K19 are turned off, and the panel test switch units K2, K3, K5, K7, K8, K10, K12, K13, K15, K17, K18 and K20 are turned on.
- the array test control signal AT_D1 is at the effective level, and the array test control signals AT_D2, AT_D3, and AT_D4 are at the fail level.
- the array test switch units T1, T5, and T9 are turned on, and the other array test switch units are turned off.
- the panel test signals D_R, D_B and D_G are alternately changed to effective levels.
- the array test control signal AT_D2 is at the effective level, and the array test control signals AT_D1, AT_D3, and AT_D4 are at the failure level.
- the array test switch units T2, T6, and T10 are turned on, and the other array test switch units are turned off.
- the panel test signals D_R, D_B and D_G are alternately changed to effective levels.
- the array test control signal AT_D3 is at the effective level, and the array test control signals AT_D1, AT_D2, and AT_D4 are at the fail level.
- the array test switch units T3, T7, and T11 are turned on, and the other array test switch units are turned off.
- the panel test signals D_R, D_B and D_G are alternately changed to effective levels.
- the array test control signal AT_D4 is at the effective level, and the array test control signals AT_D1, AT_D2, and AT_D3 are at the failure level.
- the array test switch units T4, T8, and T12 are turned on, and the other array test switch units are turned off.
- the panel test signals D_R, D_B and D_G are alternately changed to effective levels.
- the test circuit may further include a signal analysis module (not shown in the drawings of the specification), and the signal analysis module may be connected to each test terminal.
- the signal analysis module can be used to determine that there is a short-circuited data line if the amplitude of the short-circuit judgment signal exceeds the current signal standard amplitude range.
- the current signal standard amplitude range is determined according to the current panel test control signal, panel test signal and array test control signal.
- the short-circuit judgment signals D1, D2, and D3 output by the test terminals Pad1, Pad2, and Pad3 should be as shown in FIG. 4.
- the normal fluctuation range of the amplitude of the short-circuit judgment signals D1, D2, and D3 shown in Fig. 4 is the current signal standard amplitude range.
- the normal fluctuation range can be set according to the work scenario and work requirements, and is not limited here.
- the circuit judgment signal D1, D2 or D3 will be Since the short-circuited data line is affected by the failure level of the adjacent data line whose transmission signal is the failure level, the output circuit judgment signal D1, D2, or D3 has an amplitude that exceeds the current signal standard amplitude range. If the short-circuit judgment signal in Figure 4 is a voltage signal, the effective level of the panel test signal is -5V. If the voltage of the short-circuit determination signal D1 corresponding to the time period t11 in FIG. 4 rises to 0V, it can be determined that there is a data line that has a short-circuit in the display panel.
- the signal analysis module in the test circuit of the display panel can be used to determine if the sum of the amplitudes of the short-circuit judgment signals output by the three adjacent test terminals exceeds the standard amplitude range of the first preset signal. Short-circuited data line.
- the standard amplitude range of the first preset signal is determined according to the effective level of the panel test signal.
- the first preset signal standard amplitude range may specifically be the normal fluctuation range of the effective level of the panel test signal.
- the short-circuit judgment signals D1, D2, and D3 output by the test terminals Pad1, Pad2, and Pad3 should be as shown in FIG. 4.
- the sum of the amplitudes of the short-circuit judgment signals D1, D2, and D3 at each moment is within the normal fluctuation range of the panel test signal.
- the short-circuit judgment signal in Figure 4 is a voltage signal
- the effective level of the panel test signal is -5V
- the sum of the amplitudes of D3 and D3 should be within the normal fluctuation range of -5V.
- At least two sets of array test switch units are turned on sequentially.
- the panel test signal corresponding to the first sub-pixel, the panel test signal corresponding to the second sub-pixel, or the panel test signal corresponding to the third sub-pixel is changed to the effective level .
- the panel test signal corresponding to the first sub-pixel, the panel test signal corresponding to the second sub-pixel, and the panel test signal corresponding to the third sub-pixel are alternately changed to the effective level.
- FIG. 5 is another signal timing diagram corresponding to the test circuit of the display panel shown in FIG. 2 provided by an embodiment of the application.
- one test cycle includes three test sub-periods, and the three test sub-periods are respectively t1, t2, and t3.
- the effective level of the panel test control signal is high, the effective level of the panel test signal is high, and the effective level of the array test control signal is low.
- the short-circuit judgment signal can be a current signal or a voltage signal, which is not limited here.
- the panel test control signal D_SW1 continues to be at the failure level, and the panel test control signals D_SW2 and D_SW3 continue to be at the effective level.
- the panel test switch units K1, K4, K6, K9, K11, K14, K16, and K19 are turned off, and the panel test switch units K2, K3, K5, K7, K8, K10, K12, K13, K15, K17, K18 and K20 are turned on.
- the array test control signals AT_D1, AT_D2, AT_D3, and AT_D4 are sequentially changed to the effective level in turn. At the same time, at most one of the array test control signals AT_D1, AT_D2, AT_D3, and AT_D4 will be changed to the effective level.
- the corresponding panel test signal changes to the effective level.
- the panel test signals D_R, D_B, and D_G is changed to the effective level.
- the array test control signal AT_D1 is changed to the effective level, and correspondingly, the panel test signal D_R is changed to the effective level.
- the array test control signal AT_D2 is changed to the effective level, and correspondingly, the panel test signal D_G is changed to the effective level.
- the array test control signal AT_D3 is changed to the effective level, and correspondingly, the panel test signal D_B is changed to the effective level.
- the array test control signal AT_D4 is changed to the effective level, and correspondingly, the panel test signal D_R is changed to the effective level.
- the data line signal is connected to each test terminal, and the amplitude of the data line signal is constant.
- the data line signal in Figure 5 is Vdata.
- the difference between the effective levels of the panel test signals D_R, D_B, and D_G and the amplitude of the data line signal Vdata is a constant value, the short-circuit judgment of each test terminal output
- the signals are all within the standard amplitude range of the second preset signal.
- the second preset signal standard amplitude range can be determined according to the effective level of the panel test signal and the amplitude of the data line signal.
- the signal analysis module in the test circuit of the display panel can be used to determine the data line corresponding to the generated target short-circuit judgment signal as the data line that has short-circuited.
- the target short-circuit judgment signal is a short-circuit judgment signal whose amplitude exceeds the standard amplitude range of the second preset signal.
- the short-circuit judgment signal and the structure of the test circuit can be traced to the data line where the short-circuit occurred, so as to accurately locate the short-circuit data Line to facilitate the follow-up of relevant measures.
- Table 1 shows the test data of the panel test control signal, the panel test signal, the array test control signal, and the short circuit judgment signal.
- the effective level of the panel test control signal is high, the effective level of the panel test signal is high, and the effective level of the array test control signal is low.
- the short-circuit judgment signal in Table 1 is a current signal. Among them, “high” refers to high level, and “low” refers to low level.
- 1 to 12 refer to the first data line to the twelfth data line, 13 to 24 refer to the 13th data line to the 24th data line, and so on.
- One row of data corresponding to 1 to 12 is the current value of the short circuit judgment signal output by the test terminal, and so on.
- the standard amplitude range of the second preset signal is [0.032, 0.038].
- the current value of the short-circuit judgment signal corresponding to the 10th data line in Table 1 exceeds the standard amplitude range of the second preset signal
- the current value of the short-circuit judgment signal corresponding to the 17th data line exceeds the second preset signal.
- Set the signal standard amplitude range It can be determined that the 10th data line and the 17th data line are short-circuited.
- the panel test switch unit specifically includes K1 to K10.
- the array test switch unit includes T1 to T6.
- the signal line and the signal generated by the signal line are denoted by the same reference number.
- the panel test control signal generated by the panel test control signal line D_SW1 is also denoted by D_SW1.
- the control ends of the panel test switch units K1, K4, K6, and K9 are connected to the panel test control signal line D_SW1.
- the control ends of the panel test switch units K2, K5, K7 and K10 are connected to the panel test control signal line D_SW2.
- the control ends of the panel test switch units K3 and K8 are connected to the panel test control signal line D_SW3.
- FIG. 6 is a signal timing diagram corresponding to the test circuit of the display panel shown in FIG. 3 provided by an embodiment of the application. As shown in Figure 6, one test cycle includes two test sub-periods, and the two test sub-periods are t1 and t2, respectively.
- the effective level of the panel test control signal is high, the effective level of the panel test signal is low, and the effective level of the array test control signal is low.
- the panel test control signal D_SW1 continues to be at the failure level, and the panel test control signals D_SW2 and D_SW3 continue to be at the effective level.
- the panel test switch units K1, K4, K6, and K9 are turned off, and the panel test switch units K2, K3, K5, K7, K8, and K10 are turned on.
- the array test control signal AT_D1 is at the effective level
- the array test control signal AT_D2 is at the failure level.
- the array test switch units T1, T3, and T5 are turned on, and the other array test switch units are turned off.
- the panel test signals D_R, D_B and D_G are alternately changed to effective levels.
- the array test control signal AT_D2 is at the effective level, and the array test control signal AT_D1 is at the fail level.
- the array test switch units T2, T4, and T6 are turned on, and the other array test switch units are turned off.
- the panel test signals D_R, D_B and D_G are alternately changed to effective levels.
- the test circuit may further include a signal analysis module (not shown in the drawings of the specification), and the signal analysis module may be connected to each test terminal.
- the signal analysis module can be used to determine that there is a short-circuited data line if the amplitude of the short-circuit judgment signal exceeds the current signal standard amplitude range.
- the current signal standard amplitude range is determined according to the current panel test control signal, panel test signal and array test control signal.
- the short-circuit judgment signals D1, D2, and D3 output by the test terminals Pad1, Pad2, and Pad3 should be as shown in FIG. 6.
- the normal fluctuation range of the amplitude of the short-circuit judgment signals D1, D2, and D3 shown in FIG. 6 is the current signal standard amplitude range.
- the normal fluctuation range can be set according to the work scenario and work requirements, and is not limited here.
- the circuit judgment signal D1, D2 or D3 will be Since the short-circuited data line is affected by the failure level of the adjacent data line whose transmission signal is the failure level, the output circuit judgment signal D1, D2, or D3 has an amplitude that exceeds the current signal standard amplitude range. If the short-circuit judgment signal in Figure 6 is a voltage signal, the effective level of the panel test signal is -5V. If the voltage of the short-circuit judgment signal D1 corresponding to the t11 period in Figure 6 rises to 0V, it can be judged that there is a display panel A short-circuited data line.
- the signal analysis module in the test circuit of the display panel can be used to determine if the sum of the amplitudes of the short-circuit judgment signals output by the three adjacent test terminals exceeds the standard amplitude range of the first preset signal. Short-circuited data line.
- the standard amplitude range of the first preset signal is determined according to the effective level of the panel test signal.
- the first preset signal standard amplitude range may specifically be the normal fluctuation range of the effective level of the panel test signal.
- the short-circuit judgment signals D1, D2, and D3 output by the test terminals Pad1, Pad2, and Pad3 should be as shown in FIG. 6.
- the sum of the amplitudes of the short-circuit judgment signals D1, D2, and D3 at each moment is within the normal fluctuation range of the panel test signal.
- the short-circuit judgment signal in Figure 6 is a voltage signal, the effective level of the panel test signal is -5V.
- the short-circuit judgment signals D1, D2 output by the test terminals Pad1, Pad2 and Pad3
- the sum of the amplitudes of D3 and D3 should be within the normal fluctuation range of -5V.
- FIG. 7 is a flowchart of a method for testing a display panel provided by an embodiment of the application. As shown in FIG. 7, the testing method may include step S701 to step S703.
- step S701 in one test sub-period, multiple array test control signals are received and used to control at least one set of array test switches in the array test sub-circuit to be turned on.
- step S702 a plurality of panel test control signals are received and used to control part of the panel test switch units in the panel test sub-circuit to be turned on, and part of the panel test signals from the plurality of panel test signals are transmitted to the test of the array test sub-circuit end.
- step S703 it is determined whether there is a short-circuited data line according to the short-circuit judgment signal output by the test terminal.
- the on and off of the panel test switch unit in the panel test sub-circuit is controlled, and the array test sub-circuit is controlled.
- the conduction of the array test switch unit in the circuit can be turned off to transmit the panel test signal to the test terminal in the array test sub-circuit.
- at least one set of array test switches are turned on, multiple panel test signals are alternately changed to effective levels to perform a short circuit test on each data line.
- the short-circuit judgment signal output by the test terminal can be used to test whether the data line in the display panel is short-circuited, so that relevant measures can be taken in time to avoid the yield loss of the display panel.
- the above step S703 may be specifically implemented as: if the amplitude of the short-circuit determination signal exceeds the current signal standard amplitude range, it is determined that there is a data line that has a short-circuit.
- the current signal standard amplitude range is determined according to the current panel test control signal, panel test signal and array test control signal.
- step S703 may be specifically implemented as: if the sum of the amplitudes of the short-circuit determination signals output by the three adjacent test terminals exceeds the first preset signal standard amplitude range, it is determined that there is a short-circuited data line .
- the standard amplitude range of the first preset signal is determined according to the effective level of the panel test signal.
- the test terminal in the test circuit can be connected to a data line signal, and the amplitude of the data line signal is constant.
- the data line corresponding to the generation of the target short circuit determination signal is determined as the data line where the short circuit occurs, so as to accurately locate the data line where the short circuit occurs.
- the target short-circuit judgment signal is a short-circuit judgment signal whose amplitude exceeds the standard amplitude range of the second preset signal.
- An embodiment of the present application also provides a display panel, which includes the test circuit of the display panel in the foregoing embodiment.
- the test circuit can be arranged in the non-display area of the display panel.
- the above-mentioned display panel may be a display screen of a mobile phone, a tablet, a palmtop computer, an IPAD, etc., which is not limited herein.
- test circuit embodiment the various embodiments in this specification are described in a progressive manner, and the same or similar parts between the various embodiments can be referred to each other. Each embodiment focuses on the differences from other embodiments. Place. Regarding the test method embodiment and the display panel embodiment, for relevant points, please refer to the description of the test circuit embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Transforming Electric Information Into Light Information (AREA)
Abstract
Description
D_R | 高 | 低 | 低 | 高 | 低 | 低 | 高 | 低 | 低 | 高 | 低 | 低 |
D_G | 低 | 高 | 低 | 低 | 高 | 低 | 低 | 高 | 低 | 低 | 高 | 低 |
D_B | 低 | 低 | 高 | 低 | 低 | 高 | 低 | 低 | 高 | 低 | 低 | 高 |
D_SW1 | 高 | 高 | 高 | 高 | 高 | 高 | 高 | 高 | 高 | 高 | 高 | 高 |
D_SW2 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 |
D_SW3 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 | 低 |
AT_D1 | 低 | 高 | 高 | 高 | 低 | 高 | 高 | 高 | 低 | 高 | 高 | 高 |
AT_D2 | 高 | 低 | 高 | 高 | 高 | 低 | 高 | 高 | 高 | 低 | 高 | 高 |
AT_D3 | 高 | 高 | 低 | 高 | 高 | 高 | 低 | 高 | 高 | 高 | 低 | 高 |
AT_D4 | 高 | 高 | 高 | 低 | 高 | 高 | 高 | 低 | 高 | 高 | 高 | 低 |
1至12 | 0.038 | 0.036 | 0.037 | 0.036 | 0.032 | 0.035 | 0.036 | 0.034 | 0.035 | 0.104 | 0.034 | 0.035 |
13至24 | 0.036 | 0.035 | 0.037 | 0.036 | 0.143 | 0.035 | 0.036 | 0.033 | 0.036 | 0.037 | 0.035 | 0.038 |
…… | …… | …… | …… | …… | …… | …… | …… | …… | …… | …… | …… | …… |
241至252 | 0.038 | 0.036 | 0.037 | 0.036 | 0.033 | 0.034 | 0.035 | 0.034 | 0.034 | 0.035 | 0.033 | 0.034 |
…… | …… | …… | …… | …… | …… | …… | …… | …… | …… | …… | …… | …… |
Claims (16)
- 一种显示面板的测试电路,包括:面板测试子电路,包括面板测试开关单元,所述面板测试开关单元被配置为与所述显示面板的数据线连接,所述面板测试子电路用于根据接收的多个面板测试控制信号,控制所述面板测试开关单元导通或关断,以传输多个面板测试信号;阵列测试子电路,包括阵列测试开关单元和测试端,所述阵列测试开关单元被配置为与所述面板测试子电路、所述数据线连接,所述阵列测试子电路用于根据接收的多个阵列测试控制信号,控制所述阵列测试开关单元导通或关断,以根据所述面板测试子电路传输的所述多个面板测试信号,通过所述测试端输出短路判断信号,所述短路判断信号用于判断所述显示面板内是否存在发生短路的所述数据线,其中,在一个测试子周期内,至少一组阵列测试开关单元导通,在至少一组阵列测试开关导通的情况下,与所述显示面板中不同种类子像素对应的所述面板测试信号轮替变更为生效电平。
- 根据权利要求1所述的测试电路,其中,所述面板测试开关单元的控制端被配置为与用于传输所述面板测试控制信号的面板测试控制信号线连接,所述面板测试开关单元的第一端和第二端中的一者被配置为与用于传输所述面板测试信号的面板测试信号线连接,所述面板测试开关单元的第一端和第二端中的另一者被配置为与所述数据线连接。
- 根据权利要求1所述的测试电路,其中,所述阵列测试开关单元的控制端被配置为与用于提供所述阵列测试控制信号的阵列测试控制信号线连接,所述阵列测试开关单元的第一端和第二端中的一者被配置为与所述数据线连接,所述阵列测试开关单元的第一端和第二端中的另一者被配置为与所述测试端连接。
- 根据权利要求1所述的测试电路,其中,一个所述测试端对应两条以上的所述数据线。
- 根据权利要求1至3中任意一项所述的测试电路,其中,所述子像素包括第一子像素、第二子像素和第三子像素;在一个所述测试子周期内,一组阵列测试开关单元导通;在一个测试周期内,多组阵列测试开关单元依次导通,一个所述测试周期包括两个以上所述测试子周期;在所述一组阵列测试开关单元导通的情况下,与所述第一子像素对应的面板测试信号、与所述第二子像素对应的面板测试信号和与所述第三子像素对应的面板测试信号轮替变更为生效电平。
- 根据权利要求5所述的测试电路,其中,还包括信号分析模块,所述信号分析模块用于:若所述短路判断信号的幅值超出当前信号标准幅值范围,确定存在发生短路的所述数据线,所述当前信号标准幅值范围根据当前的所述面板测试控制信号、所述面板测试信号和所述阵列测试控制信号确定。
- 根据权利要求5所述的测试电路,其中,还包括信号分析模块,所述信号分析模块用于:若相邻的三个所述测试端输出的所述短路判断信号的幅值之和超出第一预设信号标准幅值范围,确定存在发生短路的所述数据线,所述第一预设信号标准幅值范围根据所述面板测试信号的生效电平确定。
- 根据权利要求1至3中任意一项所述的数据线短路测试电路,其中,所述子像素包括第一子像素、第二子像素和第三子像素;在一个所述测试子周期内,至少两组阵列测试开关单元依次导通;在一组阵列测试开关单元导通的情况下,与所述第一子像素对应的面板测试信号、与所述第二子像素对应的面板测试信号或与所述第三子像素对应的面板测试信号变更为生效电平,且一个所述测试周期内,与所述第一子像素对应的面板测试信号、与所述第二子像素对应的面板测试信号和与所述第三子像素对应的面板测试信号轮替变更为生效电平。
- 根据权利要求8所述的测试电路,其中,所述测试端接入数据线信号,所述数据线信号的幅值恒定,所述测试电路还包括信号分析模块,所述信号分析模块用于:将生成目标短路判断信号对应的所述数据线确定为发生短路的所述数据线,所述目标短路判断信号为幅值超出第二预设信号标准幅值范围的所述短路判断信号。
- 一种显示面板的测试方法,应用于如权利要求1至9中任意一项所述的显示面板的测试电路,所述测试方法包括:在一个测试子周期内,接收并利用多个所述阵列测试控制信号,控制所述阵列测试子电路中至少一组所述阵列测试开关导通;接收并利用多个所述面板测试控制信号,控制面板测试子电路中的部分所述面板测试开关单元导通,将多个所述面板测试信号中的部分所述面板测试信号传输至所述阵列测试子电路的测试端;根据测试端输出的短路判断信号,确定是否存在发生短路的所述数据线。
- 根据权利要求10所述的测试方法,其中,所述显示面板中子像素包括第一子像素、第二子像素和第三子像素;在一个所述测试子周期内,一组阵列测试开关单元导通;在一个测试周期内,多组阵列测试开关单元依次导通,一个所述测试周期包括两个以上所述测试子周期;在所述一组阵列测试开关单元导通的情况下,与所述第一子像素对应的面板测试信号、与所述第二子像素对应的面板测试信号和与所述第三子像素对应的面板测试信号轮替变更为生效电平。
- 根据权利要求11所述的测试方法,其中,所述根据测试端输出的短路判断信号,确定是否存在发生短路的所述数据线,包括:若所述短路判断信号的幅值超出当前信号标准幅值范围,确定存在发生短路的所述数据线,其中,所述当前信号标准幅值范围根据当前的所述面板测试控制信号、所述面板测试信号和所述阵列测试控制信号确定。
- 根据权利要求11所述的测试方法,其中,所述根据测试端输出 的短路判断信号,确定是否存在发生短路的所述数据线,包括:若相邻的三个所述测试端输出的所述短路判断信号的幅值之和超出第一预设信号标准幅值范围,确定存在发生短路的所述数据线,其中,所述第一预设信号标准幅值范围根据所述面板测试信号的生效电平确定。
- 根据权利要求10所述的测试方法,其中,所述显示面板中子像素包括第一子像素、第二子像素和第三子像素;在一个所述测试子周期内,至少两组阵列测试开关单元依次导通;在一组阵列测试开关单元导通的情况下,与所述第一子像素对应的面板测试信号、与所述第二子像素对应的面板测试信号或与所述第三子像素对应的面板测试信号变更为生效电平,且一个所述测试周期内,与所述第一子像素对应的面板测试信号、与所述第二子像素对应的面板测试信号和与所述第三子像素对应的面板测试信号轮替变更为生效电平。
- 根据权利要求14所述的测试方法,其中,所述测试端接入数据线信号,所述数据线信号的幅值恒定,所述测试方法还包括:将生成目标短路判断信号对应的所述数据线确定为发生短路的所述数据线,所述目标短路判断信号为幅值超出第二预设信号标准幅值范围的所述短路判断信号。
- 一种显示面板,其特征在于,包括如权利要求1至9中任意一项所述的显示面板的测试电路。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020227011776A KR102634686B1 (ko) | 2020-01-20 | 2020-11-03 | 표시 패널의 테스트 회로, 방법 및 표시 패널 |
JP2022521688A JP7458478B2 (ja) | 2020-01-20 | 2020-11-03 | 表示パネルのテスト回路、方法及び表示パネル |
EP20915809.6A EP4095839A4 (en) | 2020-01-20 | 2020-11-03 | DISPLAY PANEL TEST CIRCUIT AND METHOD, AND DISPLAY PANEL |
US17/591,213 US11893914B2 (en) | 2020-01-20 | 2022-02-02 | Test circuit and method for display panel and display panel |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010067307.9A CN111128063B (zh) | 2020-01-20 | 2020-01-20 | 显示面板的测试电路、方法及显示面板 |
CN202010067307.9 | 2020-01-20 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/591,213 Continuation US11893914B2 (en) | 2020-01-20 | 2022-02-02 | Test circuit and method for display panel and display panel |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021147451A1 true WO2021147451A1 (zh) | 2021-07-29 |
Family
ID=70492290
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/126236 WO2021147451A1 (zh) | 2020-01-20 | 2020-11-03 | 显示面板的测试电路、方法及显示面板 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11893914B2 (zh) |
EP (1) | EP4095839A4 (zh) |
JP (1) | JP7458478B2 (zh) |
KR (1) | KR102634686B1 (zh) |
CN (1) | CN111128063B (zh) |
WO (1) | WO2021147451A1 (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111128063B (zh) | 2020-01-20 | 2021-03-23 | 云谷(固安)科技有限公司 | 显示面板的测试电路、方法及显示面板 |
CN111710272B (zh) * | 2020-06-29 | 2023-01-20 | 昆山国显光电有限公司 | 显示面板的检测电路、方法及显示面板 |
CN113870745A (zh) * | 2020-06-30 | 2021-12-31 | 硅工厂股份有限公司 | 用于驱动显示面板的装置 |
CN114158282B (zh) * | 2020-07-08 | 2023-10-20 | 京东方科技集团股份有限公司 | 显示基板及其制造方法以及显示面板 |
CN112017543B (zh) * | 2020-08-28 | 2022-11-15 | 昆山国显光电有限公司 | 显示面板及其短路测试方法和显示装置 |
CN113889012A (zh) * | 2021-11-17 | 2022-01-04 | 维信诺科技股份有限公司 | 显示面板及显示装置 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20090090677A (ko) * | 2008-02-21 | 2009-08-26 | 엘지디스플레이 주식회사 | 액정표시장치 |
CN102109688A (zh) * | 2009-12-29 | 2011-06-29 | 上海天马微电子有限公司 | 液晶显示面板、阵列基板及驱动线线缺陷检测方法 |
CN103698915A (zh) * | 2013-12-20 | 2014-04-02 | 合肥京东方光电科技有限公司 | 一种阵列基板 |
CN104992651A (zh) * | 2015-07-24 | 2015-10-21 | 上海和辉光电有限公司 | 一种amoled面板测试电路 |
CN104991358A (zh) * | 2015-07-21 | 2015-10-21 | 合肥鑫晟光电科技有限公司 | 阵列基板及其制作方法、控制方法、显示装置 |
CN105676497A (zh) * | 2016-04-21 | 2016-06-15 | 深圳市华星光电技术有限公司 | 一种面板检测电路及液晶显示面板 |
CN105741722A (zh) * | 2016-03-02 | 2016-07-06 | 友达光电股份有限公司 | 显示面板及其数据线检测方法 |
CN109188812A (zh) * | 2018-10-09 | 2019-01-11 | 京东方科技集团股份有限公司 | 一种阵列基板、其测试方法、显示面板及显示装置 |
CN111128063A (zh) * | 2020-01-20 | 2020-05-08 | 云谷(固安)科技有限公司 | 显示面板的测试电路、方法及显示面板 |
Family Cites Families (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5057775A (en) * | 1990-05-04 | 1991-10-15 | Genrad, Inc. | Method of testing control matrices for flat-panel displays |
TW331599B (en) * | 1995-09-26 | 1998-05-11 | Toshiba Co Ltd | Array substrate for LCD and method of making same |
KR0182184B1 (en) * | 1996-04-24 | 1999-04-15 | Samsung Electronics Co Ltd | Disconnection/short test apparatus and its method of signal line using metrix |
US6265889B1 (en) * | 1997-09-30 | 2001-07-24 | Kabushiki Kaisha Toshiba | Semiconductor test circuit and a method for testing a semiconductor liquid crystal display circuit |
JP4562938B2 (ja) * | 2001-03-30 | 2010-10-13 | シャープ株式会社 | 液晶表示装置 |
US20050180083A1 (en) * | 2002-04-26 | 2005-08-18 | Toshiba Matsushita Display Technology Co., Ltd. | Drive circuit for el display panel |
US7317325B2 (en) * | 2004-12-09 | 2008-01-08 | Applied Materials, Inc. | Line short localization in LCD pixel arrays |
JP2007333823A (ja) * | 2006-06-13 | 2007-12-27 | Sony Corp | 液晶表示装置および液晶表示装置の検査方法 |
JP5254998B2 (ja) * | 2008-01-07 | 2013-08-07 | パナソニック株式会社 | 表示装置及び駆動方法 |
KR100924142B1 (ko) * | 2008-04-01 | 2009-10-28 | 삼성모바일디스플레이주식회사 | 평판표시장치, 이의 에이징 방법 및 점등 테스트 방법 |
WO2011048723A1 (ja) * | 2009-10-22 | 2011-04-28 | パナソニック株式会社 | 表示パネル駆動用の半導体集積回路、表示パネルの駆動モジュールおよび表示装置 |
KR101113476B1 (ko) * | 2010-03-10 | 2012-03-02 | 삼성모바일디스플레이주식회사 | 액정표시장치 |
KR101113340B1 (ko) * | 2010-05-13 | 2012-02-29 | 삼성모바일디스플레이주식회사 | 액정 표시장치 및 그의 검사방법 |
JP5687117B2 (ja) * | 2011-04-12 | 2015-03-18 | パナソニック株式会社 | アクティブマトリクス基板、アクティブマトリクス基板の検査方法、表示パネル、および表示パネルの製造方法 |
KR101943069B1 (ko) * | 2011-12-01 | 2019-04-18 | 삼성디스플레이 주식회사 | 배선 및 역다중화부의 불량 검출 방법, 불량 검출 장치 및 불량 검출 장치를 포함하는 표시 패널 |
JP6022164B2 (ja) * | 2012-01-24 | 2016-11-09 | 株式会社ジャパンディスプレイ | 液晶表示装置 |
KR102047005B1 (ko) * | 2013-05-31 | 2019-11-21 | 삼성디스플레이 주식회사 | 유기 발광 표시 패널 |
KR102054849B1 (ko) | 2013-06-03 | 2019-12-12 | 삼성디스플레이 주식회사 | 유기 발광 표시 패널 |
CN103513454B (zh) * | 2013-08-29 | 2015-06-10 | 京东方科技集团股份有限公司 | 阵列基板及其检测方法和制备方法 |
KR102098743B1 (ko) * | 2013-10-02 | 2020-04-09 | 삼성디스플레이 주식회사 | 유기 발광 표시 패널 |
KR102174368B1 (ko) * | 2014-02-25 | 2020-11-05 | 삼성디스플레이 주식회사 | 표시 장치 및 표시 장치의 테스트 방법 |
TWI552126B (zh) * | 2014-10-08 | 2016-10-01 | 友達光電股份有限公司 | 亮點偵測方法及顯示面板 |
KR102270083B1 (ko) * | 2014-10-13 | 2021-06-29 | 삼성디스플레이 주식회사 | 유기 발광 표시 패널 및 테스트 방법 |
KR102270632B1 (ko) * | 2015-03-04 | 2021-06-30 | 삼성디스플레이 주식회사 | 표시 패널, 표시 장치 및 표시 패널의 구동 방법 |
CN105575301B (zh) | 2015-12-18 | 2019-05-24 | 上海天马微电子有限公司 | 阵列基板的信号线检测方法 |
KR102601650B1 (ko) * | 2016-07-26 | 2023-11-13 | 삼성디스플레이 주식회사 | 표시 장치 |
KR20180030286A (ko) * | 2016-09-12 | 2018-03-22 | 삼성디스플레이 주식회사 | 테스트부를 갖는 표시장치 |
CN206097859U (zh) | 2016-10-12 | 2017-04-12 | 上海天马微电子有限公司 | 一种显示面板和显示装置 |
CN106933426B (zh) * | 2017-05-09 | 2019-11-29 | 京东方科技集团股份有限公司 | 一种触控显示面板、其测试方法及显示装置 |
CN107342033B (zh) | 2017-08-23 | 2021-01-12 | 京东方科技集团股份有限公司 | 一种显示器画面检测的方法和设备 |
CN109427278B (zh) * | 2017-08-31 | 2020-07-03 | 昆山国显光电有限公司 | 显示面板及显示装置 |
KR102423191B1 (ko) * | 2017-09-05 | 2022-07-21 | 삼성디스플레이 주식회사 | 표시장치 및 표시장치의 검사 방법 |
CN109584760A (zh) * | 2017-09-29 | 2019-04-05 | 上海和辉光电有限公司 | Amoled面板测试电路及测试方法 |
KR102527995B1 (ko) * | 2018-01-05 | 2023-05-04 | 삼성디스플레이 주식회사 | 단락 검사 회로 및 이를 포함하는 표시 장치 |
JP6991873B2 (ja) | 2018-01-31 | 2022-01-13 | 株式会社ジャパンディスプレイ | 表示装置及び検査方法 |
KR102607389B1 (ko) * | 2018-03-12 | 2023-11-28 | 삼성디스플레이 주식회사 | 표시 장치 및 이의 신호 라인 검사 방법 |
KR102542604B1 (ko) * | 2018-04-03 | 2023-06-15 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 그의 검사 방법 |
KR102470210B1 (ko) * | 2018-07-27 | 2022-11-24 | 삼성디스플레이 주식회사 | 검사 시스템 및 이를 이용한 표시 셀의 검사 방법 |
KR102554579B1 (ko) * | 2018-09-06 | 2023-07-14 | 삼성디스플레이 주식회사 | 표시 장치 및 그의 구동 방법 |
CN109166504B (zh) * | 2018-10-17 | 2021-10-01 | 惠科股份有限公司 | 测试电路及显示装置 |
CN109377924A (zh) * | 2018-11-08 | 2019-02-22 | 武汉华星光电半导体显示技术有限公司 | 一种检测电路及显示装置 |
CN109727563B (zh) * | 2019-01-30 | 2021-06-25 | 武汉华星光电半导体显示技术有限公司 | 下窄边框显示面板 |
KR20200120781A (ko) * | 2019-04-11 | 2020-10-22 | 삼성디스플레이 주식회사 | 표시 장치 및 그 검사 방법 |
US11043165B2 (en) * | 2019-04-29 | 2021-06-22 | Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Active-matrix organic light emitting diode (AMOLED) panel cell testing circuit and method for repairing data lines via same |
CN110608871B (zh) * | 2019-09-20 | 2021-05-25 | 京东方科技集团股份有限公司 | 像素检测电路、显示装置及检测方法 |
KR102651587B1 (ko) * | 2020-01-22 | 2024-03-27 | 삼성디스플레이 주식회사 | 표시 패널 검사 장치 및 표시 장치 |
CN113410149A (zh) * | 2020-03-16 | 2021-09-17 | 三星显示有限公司 | 显示装置 |
-
2020
- 2020-01-20 CN CN202010067307.9A patent/CN111128063B/zh active Active
- 2020-11-03 KR KR1020227011776A patent/KR102634686B1/ko active IP Right Grant
- 2020-11-03 EP EP20915809.6A patent/EP4095839A4/en active Pending
- 2020-11-03 JP JP2022521688A patent/JP7458478B2/ja active Active
- 2020-11-03 WO PCT/CN2020/126236 patent/WO2021147451A1/zh unknown
-
2022
- 2022-02-02 US US17/591,213 patent/US11893914B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20090090677A (ko) * | 2008-02-21 | 2009-08-26 | 엘지디스플레이 주식회사 | 액정표시장치 |
CN102109688A (zh) * | 2009-12-29 | 2011-06-29 | 上海天马微电子有限公司 | 液晶显示面板、阵列基板及驱动线线缺陷检测方法 |
CN103698915A (zh) * | 2013-12-20 | 2014-04-02 | 合肥京东方光电科技有限公司 | 一种阵列基板 |
CN104991358A (zh) * | 2015-07-21 | 2015-10-21 | 合肥鑫晟光电科技有限公司 | 阵列基板及其制作方法、控制方法、显示装置 |
CN104992651A (zh) * | 2015-07-24 | 2015-10-21 | 上海和辉光电有限公司 | 一种amoled面板测试电路 |
CN105741722A (zh) * | 2016-03-02 | 2016-07-06 | 友达光电股份有限公司 | 显示面板及其数据线检测方法 |
CN105676497A (zh) * | 2016-04-21 | 2016-06-15 | 深圳市华星光电技术有限公司 | 一种面板检测电路及液晶显示面板 |
CN109188812A (zh) * | 2018-10-09 | 2019-01-11 | 京东方科技集团股份有限公司 | 一种阵列基板、其测试方法、显示面板及显示装置 |
CN111128063A (zh) * | 2020-01-20 | 2020-05-08 | 云谷(固安)科技有限公司 | 显示面板的测试电路、方法及显示面板 |
Non-Patent Citations (1)
Title |
---|
See also references of EP4095839A4 * |
Also Published As
Publication number | Publication date |
---|---|
EP4095839A1 (en) | 2022-11-30 |
JP2022551323A (ja) | 2022-12-08 |
KR102634686B1 (ko) | 2024-02-08 |
US20220157213A1 (en) | 2022-05-19 |
JP7458478B2 (ja) | 2024-03-29 |
EP4095839A4 (en) | 2023-07-19 |
CN111128063B (zh) | 2021-03-23 |
US11893914B2 (en) | 2024-02-06 |
KR20220051407A (ko) | 2022-04-26 |
CN111128063A (zh) | 2020-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2021147451A1 (zh) | 显示面板的测试电路、方法及显示面板 | |
US10620738B2 (en) | Touch display panel, driving method and touch display device | |
US10529271B2 (en) | Display panel, electronic device and test method | |
US10699643B2 (en) | Pixel driving compensation circuit, driving compensation method therefor and display device | |
US10936130B1 (en) | Touch display panel and display apparatus | |
CN108121097B (zh) | 显示面板 | |
CN101893973A (zh) | 一种触控式平板显示器 | |
US9514699B2 (en) | Device and method for adjusting gamma voltage | |
US12026332B2 (en) | Detection method, display panel, driver chip and display device | |
CN113076028A (zh) | 显示面板以及电子设备 | |
TW200628817A (en) | Substrate for electro-optical device, testing method thereof, electro-optical device and electronic apparatus | |
KR20230065270A (ko) | 디스플레이 시스템을 위한 온-칩 테스트 아키텍처 | |
CN110908544B (zh) | 触控显示装置 | |
US10755629B2 (en) | Display screen, pixel driving method and display device | |
CN102043104A (zh) | 单片测试装置及其测试方法 | |
EP3387642A1 (en) | Led display module, display apparatus and controlling method thereof | |
US10175793B2 (en) | Touch display panel, driving circuit and driving method of touch display panel | |
TW202028937A (zh) | 整合型觸控面板與測試方法 | |
US20190079361A1 (en) | Display panel and repair method thereof | |
TW201833739A (zh) | 顯示模組及其驅動控制電路 | |
US11790822B1 (en) | Display apparatus | |
US11315455B1 (en) | Display panel, method for detecting stress-detection-miss thereof, and display device | |
CN110782825B (zh) | 解决电磁干扰讯号的电路 | |
CN114582259A (zh) | 阵列测试子电路、测试电路、测试方法及显示面板 | |
KR20120072681A (ko) | 표시장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20915809 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20227011776 Country of ref document: KR Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2022521688 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2020915809 Country of ref document: EP Effective date: 20220822 |