WO2016098723A1 - 回路基板および電子装置 - Google Patents
回路基板および電子装置 Download PDFInfo
- Publication number
- WO2016098723A1 WO2016098723A1 PCT/JP2015/084921 JP2015084921W WO2016098723A1 WO 2016098723 A1 WO2016098723 A1 WO 2016098723A1 JP 2015084921 W JP2015084921 W JP 2015084921W WO 2016098723 A1 WO2016098723 A1 WO 2016098723A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit board
- metal
- insulating substrate
- heat sink
- brazing material
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
- H01L23/49844—Geometry or layout for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/641—Heat extraction or cooling elements characterized by the materials
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/87—Arrangements for heating or cooling
Definitions
- the present invention relates to a circuit board and an electronic device using the circuit board.
- IGBTs Insulated Gate Bipolar Transistors
- the thickness of the heat sink is set to be substantially the same as or slightly thinner than the thickness of the metal circuit board. This is in order to suppress warping by making the stress generated on one main surface side and the other main surface side of the insulating substrate the same.
- the circuit board as described above it is required to increase the thickness of the metal circuit board and the heat radiating plate in order to radiate heat generated from the electronic components mounted on the metal circuit board more effectively. For example, it is required to increase the total thickness of the heat sink and the circuit board.
- the thickness of the metal circuit board and the heat sink is increased, a larger tensile stress is easily applied to the surface portion of the insulating substrate. Therefore, in the cooling process after heating when joining the metal circuit board and the heat sink and the insulating substrate, or due to the temperature change due to the heat generated due to the operation of the electronic device using the circuit board, the insulating substrate is cracked. There is a problem.
- a circuit board according to one aspect of the present invention is bonded to an insulating substrate, a metal circuit board bonded to one main surface of the insulating substrate, and a main surface opposite to the one main surface of the insulating substrate.
- a heat dissipation plate made of metal the thickness of the heat dissipation plate is 3.75 times or more the thickness of the metal circuit plate, and the particle size of the metal particles contained in the heat dissipation plate is a metal circuit plate Smaller than the particle size of the metal particles contained in the substrate, and the smaller the distance from the opposite main surface of the insulating substrate, the smaller.
- An electronic device includes the above-described circuit board and an electronic component mounted on the metal circuit board of the circuit board.
- the thickness of the metal circuit board bonded to one main surface of the insulating substrate is reduced.
- the metal circuit board follows the deformation of the circuit board due to the expansion and contraction with respect to the temperature of the metal heat sink joined to the other main surface of the insulating board with a small load by plastic deformation. Therefore, the stress applied to the insulating substrate can be suppressed.
- the rigidity of a heat sink becomes high by making the thickness of a heat sink thick.
- the particle size of the metal particles contained in the heat sink is smaller than the particle size of the metal particles contained in the metal circuit plate. Therefore, the yield stress is larger than that of the metal circuit board, and the rigidity as a heat sink can be suppressed and the rigidity can be increased. Moreover, the particle size of the metal particle contained in the metal circuit board is larger than the particle size of the metal particle contained in the heat sink. Therefore, the yield stress of the metal circuit board is small and the deformation of the circuit board is followed with a smaller load, so that the stress applied to the insulating board can be further suppressed. Further, in a region where the distance from the opposite main surface of the insulating substrate is large, the particle size of the metal particles is relatively small.
- the yield stress is further increased and the rigidity can be increased. Further, in the region where the distance from the opposite main surface is small, the particle size of the metal particles is relatively large. Therefore, the yield stress is relatively small, and the stress generated by the thermal expansion mismatch between the insulating substrate and the heat sink is alleviated. Therefore, deformation of the circuit board can be suppressed.
- the circuit board since the circuit board is included, heat generated from the electronic component can be effectively radiated and a highly reliable device can be realized. .
- FIG. 1 is a top view showing an electronic device according to a first embodiment of the present invention. It is sectional drawing of the electronic device in the XX line shown in FIG. It is sectional drawing which shows the circuit board which concerns on the 2nd Embodiment of this invention. It is sectional drawing which shows the electronic device which concerns on the 2nd Embodiment of this invention. It is a top view which shows the circuit board and electronic device which concern on the 2nd Embodiment of this invention.
- (A) is a top view which shows the 1st modification of the circuit board and electronic device which are shown in FIG. 5,
- (b) is sectional drawing in the AA of (a).
- A) is a top view which shows the 2nd modification of the circuit board and electronic device which are shown in FIG. 5,
- (b) is sectional drawing in the BB line of (a). It is a perspective view which shows the external appearance of the model used for the thermal simulation. It is sectional drawing of the model shown in FIG.
- the circuit board 1 includes an insulating substrate 2, a metal circuit board 3, and a heat sink 4.
- the electronic device 10 includes a circuit board 1 and an electronic component 5.
- the heat sink 4 since it is thick so that it may mention later, the lower part is abbreviate
- the insulating substrate 2 is made of an electrically insulating material, for example, ceramic such as aluminum oxide ceramics, mullite ceramics, silicon carbide ceramics, aluminum nitride ceramics, or silicon nitride ceramics.
- ceramic such as aluminum oxide ceramics, mullite ceramics, silicon carbide ceramics, aluminum nitride ceramics, or silicon nitride ceramics.
- silicon carbide ceramics, aluminum nitride ceramics, or silicon nitride ceramics are preferable in terms of thermal conductivity that affects heat dissipation.
- silicon nitride ceramics or silicon carbide ceramics are preferable in terms of strength.
- the insulating substrate 2 is made of a ceramic material having a relatively high strength such as silicon nitride ceramics, the possibility of cracks in the insulating substrate 2 is reduced even if the metal circuit board 3 having a larger thickness is used. Therefore, in this case, it is possible to realize a circuit board capable of flowing a larger current while achieving downsizing.
- the thickness of the insulating substrate 2 is, for example, about 0.1 mm to 1 mm, and may be selected according to the size of the circuit substrate 1 or the thermal conductivity or strength of the material used.
- the size of the insulating substrate 2 is, for example, about 30 to 50 mm in length and about 40 to 60 mm in width in plan view.
- the insulating substrate 2 is made of, for example, silicon nitride ceramics, it can be manufactured as follows. First, a conventionally well-known doctor blade method or calender roll method should be applied to sludge obtained by adding an appropriate organic binder, plasticizer, and solvent to raw material powders such as silicon nitride, aluminum oxide, magnesium oxide, and yttrium oxide. To form a ceramic green sheet (ceramic green sheet). Next, the ceramic green sheet is appropriately punched to obtain a predetermined shape, and a plurality of sheets are laminated as necessary to form a molded body. Thereafter, the compact is fired at a temperature of 1600 to 2000 ° C. in a non-oxidizing atmosphere such as a nitrogen atmosphere. The insulating substrate 2 is manufactured by the above process.
- a conventionally well-known doctor blade method or calender roll method should be applied to sludge obtained by adding an appropriate organic binder, plasticizer, and solvent to raw material powders such as silicon nitride, aluminum oxide, magnesium
- the metal circuit board 3 is bonded to the upper surface which is one main surface of the insulating substrate 2.
- the heat sink 4 is bonded to the lower surface, which is the main surface on the opposite side of the insulating substrate 2.
- one main surface may be simply referred to as an upper surface
- the opposite main surface may be simply referred to as a lower surface.
- the metal circuit board 3 and the heat radiating plate 4 are formed by, for example, forming a copper substrate (not shown) by a predetermined metal processing such as die punching and then affixing the insulating substrate 2 by brazing or the like.
- the metal circuit board 3 and the heat sink 4 are formed by brazing to the insulating substrate 2.
- a brazing material (not shown in FIGS. 1 and 2) used for brazing contains, for example, copper and silver as main components, and further contains titanium and the like. Details of the brazing material will be described later.
- the thickness of the heat sink 4 is 3.75 times or more the thickness of the metal circuit board 3. Since the thickness of the metal circuit board 3 is relatively thin, the metal circuit board 3 follows the deformation of the circuit board 1 due to expansion and contraction with respect to the temperature of the heat sink 4 bonded to the lower surface of the insulating substrate 2 with a small load by plastic deformation. To do. Therefore, the stress applied to the insulating substrate 2 can be suppressed. Moreover, since the thickness of the heat sink 4 is relatively thick, the rigidity of the heat sink is high.
- the metal circuit board 3 and the heat sink 4 contain metal particles such as copper particles.
- the particle size of the metal particles is smaller in the heat sink 4 than in the metal circuit board 3.
- the metal particles contained in the metal circuit board 3 are larger than the particle size of the metal particles contained in the heat sink 4.
- the yield stress of the heat sink 4 is larger than the metal circuit plate 3. Therefore, the rigidity as the heat sink 4 can be increased and deformation can be suppressed. Moreover, since the particle size of the metal particles contained in the metal circuit board 3 is larger than the particle size of the metal particles contained in the heat sink 4, the yield stress of the metal circuit board 3 is small. Therefore, it follows the deformation of the circuit board 1 with a smaller load. Therefore, the stress applied to the insulating substrate can be further suppressed.
- the yield stress of the heat sink 4 is larger than the metal circuit board 3. Therefore, deformation as the heat sink 4 can be suppressed and its rigidity can be increased. Moreover, since the particle size of the metal particles contained in the metal circuit board 3 is larger than the particle size of the metal particles contained in the heat sink 4, the yield stress of the metal circuit board 3 is small. Therefore, since the metal circuit board 3 follows the deformation of the circuit board 1 with a smaller load, the stress applied to the insulating board 2 can be further suppressed.
- the particle size of the metal particles contained in the heat sink 4 is smaller as the distance from the lower surface (opposite main surface) of the insulating substrate 2 is larger. In other words, the particle size of the metal particles contained in the heat sink 4 is larger as the distance from the lower surface (opposite main surface) of the insulating substrate 2 is smaller.
- a specific example of each of the above particle sizes is as follows, for example. That is, the particle size of the metal particles contained in the metal circuit board 3 is about 110 to 130 ⁇ m, for example.
- the particle size of the metal particles contained in the heat sink 4 is, for example, about 40 to 100 ⁇ m, and is smaller than the particle size of the metal particles contained in the metal circuit plate 3. In this case, the particle size of the metal particles contained in the heat sink 4 is about 90 to 100 ⁇ m near the lower surface (upper surface) of the insulating substrate 2 and about 40 near the opposite surface (lower surface). About 50 ⁇ m.
- the particle size of these metal particles can be detected, for example, by measuring the particle size of the metal particles by cross-sectional observation with a metal microscope.
- the particle size in this case is calculated by a method generally called an intercept method.
- an intercept method a straight line is drawn on the sample cross section, and the number of metal particles crossed by the straight line is counted. The length obtained by dividing the length of the straight line by the number of counted metal particles is taken as the particle size. That is, the particle size in this case is an amount indicating the average size of the metal particles crossed by the straight line.
- the particle size of the metal particles contained in the heat sink 4 is relatively small, the yield stress is increased, and the rigidity of the heat sink 4 can be increased. Further, since the particle size of the metal particles is relatively large in the region where the distance from the lower surface is small, the yield stress is relatively small. Thereby, the stress generated by the thermal expansion mismatch between the insulating substrate 2 and the heat sink 4 is relieved. Therefore, deformation of the circuit board 1 can be suppressed.
- circuit board 1 since the deformation of the circuit board 1 is suppressed, it is possible to suppress the stress due to the deformation to the insulating substrate 2 and to provide a circuit board 1 that is advantageous in terms of reliability while ensuring desired heat dissipation. Can do.
- the metal circuit board 3 may be preliminarily annealed in vacuum or nitrogen to recrystallize and grow the metal particles, thereby increasing the metal particle diameter of the metal circuit board 3.
- an alloy for example, copper-silver
- a brazing material is formed on the metal circuit board 3 and the heat sink 4 in the vicinity of the respective joint surfaces.
- the melting point of the alloy portion is lower than that of metal (the main body portions of the metal circuit board 3 and the heat sink 4). Therefore, when joining, the alloy part grows from a low temperature, and the particle size of the alloy part, that is, the metal particles in the vicinity of the joining surface increases.
- the metal particle size in the vicinity of the joint surface with the insulating substrate 2 is the same between the metal circuit board 3 and the heat sink 4. .
- the heat sink 4 is thicker than the metal circuit board 3, there are many regions where the particle size of the metal particles is small in the heat sink 4, and the average particle diameter of the metal particles is larger than that of the metal circuit board 3. Becomes smaller. Therefore, as described above, the rigidity of the heat sink 4 is increased, and the stress due to the deformation of the insulating substrate 2 can be suppressed.
- the particle size of the metal particles such as copper particles contained in the heat sink 4 is smaller as the distance from the main surface (the other main surface) of the insulating substrate 2 is larger (lower side in the example of the embodiment).
- the following may be performed. That is, when joining the heat sink 4 to the insulating substrate 2, a brazing material having a high diffusibility of components with respect to the metal (metal particles) forming the heat sink 4 is used, and the alloy portion of the brazing material and the metal is in the thickness direction. It may be formed wide (thick).
- the diffusion amount of the brazing filler metal component decreases, so that the metal grain growth slows down and the metal particle diameter is gradually reduced in the thickness direction. Can do. Furthermore, since the alloy part is widely formed in the thickness direction, the particle size of the metal particles can be changed over a wide range.
- an electronic component 5 is mounted on the upper surface of one metal circuit board 3 via a bonding material 6.
- the electronic component 5 is connected to the other metal circuit board 3 by a conductive connecting material (bonding wire) (not shown).
- the metal circuit board 3 is formed in a circuit pattern and functions as a circuit conductor.
- the heat radiating plate 4 has a function of radiating heat generated from the electronic components 5 mounted on the metal circuit board 3.
- the metal circuit board 3 is not limited to the circuit conductor but can be used as a metal member for mounting the electronic component 5 mounted on the circuit board 1, a metal member for the ground conductor, a heat sink, or the like. As described above, the metal circuit board 3 is used by being bonded to the insulating substrate 2 made of ceramics or the like as a conductive path for supplying a relatively large current of, for example, several hundreds A or a heat dissipation material.
- the electronic component 5 is, for example, a semiconductor element such as a transistor, an LSI (Large Scale Integrated Circuit) for a CPU (Central Processing Unit), an IGBT (Insulated Gate Bipolar Transistor), or a MOS-FET (Metal Oxide Semiconductor Semiconductor--Field Field Effector Transistor). It is.
- a semiconductor element such as a transistor, an LSI (Large Scale Integrated Circuit) for a CPU (Central Processing Unit), an IGBT (Insulated Gate Bipolar Transistor), or a MOS-FET (Metal Oxide Semiconductor Semiconductor--Field Field Effector Transistor). It is.
- the bonding material 6 is made of, for example, metal or conductive resin.
- the bonding material 6 is, for example, solder, gold-tin (Au—Sn) alloy, tin-silver-copper (Sn—Ag—Cu) alloy, or the like.
- a plated film may be formed on the surface of the metal circuit board 3 by a plating method. According to this configuration, since the wettability with the bonding material 6 is improved, the electronic component 5 can be firmly bonded to the surface of the metal circuit board 3.
- a metal having high conductivity and corrosion resistance may be used, and examples thereof include nickel, cobalt, copper, gold, or an alloy material mainly composed of these metal materials.
- the thickness of the plating film may be, for example, 1.5 to 10 ⁇ m.
- nickel when nickel is used as the material of the plating film, for example, a nickel-phosphorus amorphous alloy plating film containing about 8 to 15% by mass of phosphorus inside the nickel is preferable. In this case, the surface oxidation of the nickel plating film can be suppressed, and the wettability with the bonding material 6 of the electronic component 5 can be maintained for a long time. Further, when the phosphorus content relative to nickel is about 8 to 15% by mass, a nickel-phosphorus amorphous alloy is likely to be formed. Thereby, the adhesive strength of the bonding material 6 or the like to the plating film can be improved.
- FIG. 3 is a cross-sectional view showing a circuit board 1 according to the second embodiment of the present invention.
- the circuit board 1 includes an insulating substrate 2, a metal circuit board 3, a heat radiating plate 4, a first brazing material 11, and a second brazing material 12.
- FIG. 4 is a cross-sectional view showing an electronic device 10 according to the second embodiment of the present invention.
- the electronic device 10 includes a circuit board 1 and an electronic component 5.
- the metal circuit board 3 is joined to the upper surface of the insulating substrate 2 by the first brazing material 11.
- the heat sink 4 is joined to the lower surface of the insulating substrate 2 by a second brazing material 12.
- the thermal expansion coefficient at least in the outer peripheral portion of the first brazing material 11 is larger than the thermal expansion coefficient of the second brazing material 12.
- the first brazing material 11 joining the metal circuit board 3 and the insulating substrate 2 has a thermal expansion coefficient of at least the outer peripheral portion of the second brazing material 12 joining the heat radiating plate 4 and the insulating substrate 2. Greater than thermal expansion coefficient. As a result, a force is generated to warp the outer periphery of the circuit board 1. This force is in the opposite direction to the thermal stress caused by the difference in thermal expansion coefficient between the heat sink 4 and the insulating substrate 2 having a smaller thermal expansion coefficient than the heat sink 4. Therefore, the possibility that these forces cancel each other and the entire circuit board 1 is warped is effectively reduced.
- the outer peripheral portion of the first brazing material 11 is at least a portion located outside the outer periphery of the metal circuit board 3 (a portion that is not hidden by the metal circuit board 3 when viewed from above). .
- the outer peripheral portion may include a portion located slightly inside the outer periphery of the metal circuit board 3.
- the first brazing material 11 and the second brazing material 12 have, for example, the following components. That is, it contains at least one of copper and silver as a main component, and further contains at least one metal material of molybdenum, titanium and zirconium, hafnium and niobium as an additive as an active metal for bonding.
- molybdenum, titanium, and zirconium are particularly suitable as the active metals for the above applications in view of the effectiveness as active metals, the workability of brazing, the economic efficiency (cost), and the like.
- the first brazing material 11 has a content of additive materials such as molybdenum, titanium and zirconium smaller than that of the second brazing material 12 at least in the outer periphery.
- at least the outer peripheral portion of the first brazing material 11 has a higher content of the main component (at least one of copper and silver) than the second brazing material 12.
- the first brazing material 11 has a thermal expansion coefficient at least at the outer periphery thereof larger than that of the second brazing material 12.
- the thermal expansion coefficient of each metal is 16.5 ⁇ 10 ⁇ 6 1 / K for copper, 18.9 ⁇ 10 ⁇ 6 1 / K for silver, and molybdenum for the linear expansion coefficient at 20 ° C. (about 293 K).
- titanium is 8.6 ⁇ 10 ⁇ 6 1 / K
- zirconium is 5.4 ⁇ 10 ⁇ 6 1 / K (Science Chronology, 2011, 84th printing) Than).
- the composition of the outer periphery of the first brazing material 5 is, for example, as follows. That is, copper is 15 to 80% by mass, silver is 15 to 65% by mass, titanium is 1 to 20% by mass, and molybdenum is about 0 to 5% by mass.
- the composition of the second brazing material 12 is, for example, as follows. That is, copper is 15 to 75% by mass, silver is 15 to 65% by mass, titanium is 1 to 20% by mass, and molybdenum is about 0 to 5% by mass.
- More specific examples include the following. That is, about the composition in the outer peripheral part of the 1st brazing material 11, the thing of copper is 80 mass%, silver is 19.3 mass%, titanium is 0.5 mass%, and molybdenum is 0.2% mass. Moreover, when the composition of the outer peripheral part of the 1st brazing material 11 is this value, about the composition of the 2nd brazing material 12, copper is 70 mass%, silver is 25.5 mass%, titanium is 4 mass%, The thing of 0.5 mass% of molybdenum is mentioned.
- composition of the first brazing material 11 other than the outer peripheral portion may be the same as that of the outer peripheral portion, for example, or may be the same as that of the second brazing material 12.
- composition of the first brazing material 11 in the central portion inside the outer peripheral portion may be the same as that of the outer peripheral portion. It may be the same.
- these additives are made of ferric chloride (iron chloride). It is sufficient to elute it in an aqueous solution of (III), FeCl 3 ) to lower the content in the outer periphery.
- first brazing material 11 a material having a content of additive material smaller than that of the second brazing material 12 may be used as the first brazing material 11.
- the thermal expansion coefficient of the entire first brazing material 11 is larger than that of the second brazing material 12.
- FIG. 5 is a plan view showing the circuit board 1 and the electronic device 10 according to the second embodiment of the present invention. 5, parts similar to those in FIGS. 3 and 4 are given the same reference numerals.
- the outer peripheral position of the first brazing material 11 and the outer peripheral position of the second brazing material 12 are substantially the same.
- the outer peripheral position of the metal circuit board 3 and the outer peripheral position of the heat sink 4 are substantially the same. Therefore, in FIG. 5, the outer peripheral positions of the heat sink 4 and the second brazing material 12 overlap with the outer peripheral positions of the metal circuit board 3 and the first brazing material 11 and are not visible.
- the outer periphery of the metal circuit board 3 that is, the outer periphery of the entire circuit board 1.
- the first brazing material 11 having a relatively large thermal expansion coefficient is present up to a position closer to. Therefore, the force which warps the circuit board 1 in the direction opposite to the curvature by the heat sink 4 in the position near the outer periphery of the circuit board 1 is obtained.
- the warp of the entire circuit board 1 is more effectively suppressed.
- the outer periphery of the first brazing material 11 is located outside the outer periphery of the heat sink 4 in a plan view. Also in this case, the same effect as when at least a part of the outer peripheral portion of the first brazing material 11 is located outside the outer periphery of the metal circuit board 3 can be obtained.
- FIG. 6A is a plan view showing a first modification of the circuit board 1 and the electronic device 10 shown in FIG. 5, and FIG. 6B is a cross-sectional view taken along the line AA of FIG. 6A. is there.
- FIG. 6 the same parts as those in FIG. In FIG. 6B, the electronic component 5 is shown separately from the circuit board 1.
- the electronic device 5 is mounted on the circuit board 1 in the direction of the arrow to manufacture the electronic device 10.
- the outer peripheral position of the heat radiating plate 4 is located outside the outer peripheral position of the first brazing material 11 in a plan view. In such a case, it is effective to increase the rigidity of the heat sink 4 and reduce the possibility of the entire circuit board 1 warping. Moreover, in such a case, it is effective also in improving the heat dissipation by increasing the exposed surface area (surface area in contact with the outside air) of the heat radiating plate 4.
- FIG. 7A is a plan view showing a second modification of the circuit board 1 and the electronic device 10 shown in FIG. 5, and FIG. 7B is a cross-sectional view taken along line BB in FIG. 7A. It is.
- the plurality of metal circuit boards 3 include, for example, one for mounting (joining mounting) the electronic component 5 and one for a connection circuit electrically connected to the electronic component 5.
- the electronic component 5 and the metal circuit board 3 for connection circuit are electrically connected to each other through a conductive connection material 13 such as a bonding wire.
- the metal circuit board 3 for the connection conductor may be further divided into a plurality.
- the outer peripheral portion of the first brazing material 11 is each outer peripheral portion of the first brazing material 11 that joins the plurality of metal circuit boards 3 to the insulating substrate 2.
- the thermal expansion coefficient is larger than that of the second brazing filler metal 12 in the portion outside the phantom line indicated by the chain line, the effect of stress cancellation as described above can be obtained effectively.
- first brazing material 11 may have a higher thermal expansion coefficient than the second brazing material 12 in its entirety. Also in this case, the effect of stress cancellation as described above can be obtained effectively.
- FIG. 8 is a perspective view showing the appearance of the model used in the thermal simulation
- FIG. 9 is a cross-sectional view of the model shown in FIG.
- the metal circuit board 3 and the insulating substrate 2 are joined via the first brazing material, and the heat sink 4 and the insulating substrate 2.
- the first brazing material 8 has a thermal expansion coefficient of 16.9 ⁇ 10 ⁇ 6 1 / K at a portion located outside the metal circuit board 3, and a central portion (metal circuit)
- the thermal expansion coefficient in the portion located on the lower side of the plate 3 was 16.7 ⁇ 10 ⁇ 6 1 / K.
- the second brazing material 9 had a thermal expansion coefficient of 16.7 ⁇ 10 ⁇ 6 1 / K.
- the thermal simulation was performed for each member under the conditions shown in Table 1 below. Further, as the predetermined chip heat generation amount, when the thicknesses t1 and t2 of the metal circuit board 3 and the heat sink 4 are 1.8 mm (corresponding to the size required by the market), the chip temperature Tj is 175 ° C. It adjusted by adjusting to the emitted-heat amount which becomes, and performed.
- the metal circuit board 3 on which the chip 5 is mounted cannot be made much larger than the chip 5 for integration, it is set to a size 2 mm larger than the chip 5 on one side.
- another metal circuit board 3 is disposed around the metal circuit board 3 on which the chip 5 is mounted. This is neglected because it hardly affects the heat dissipation.
- the brazing material between the metal circuit board 3 and the insulating substrate 2 and the brazing material between the insulating substrate 2 and the heat radiating plate 4 are thin and neglected because they have a small influence on heat dissipation.
- Table 2 is a table summarizing the results of the reliability test for the circuit board 1 of the embodiment.
- the chip heat generation is set so that Tj is 175 ° C. when the thickness t1 and t2 of the metal circuit board 3 and the heat sink 4 are 1.8 mm
- the chip temperature Tj is 175 ° C. or less.
- the result of which was obtained was very good ( ⁇ )
- the result of which Tj was 205 ° C. or less and exceeding 175 ° C. was evaluated as good ( ⁇ )
- the result of exceeding 205 ° C. was obtained.
- the obtained one is regarded as defective (x).
- the determination of good ( ⁇ ) is Tj when the thickness t1 and t2 of the metal circuit board 3 and the heat sink 4 are both 0.8 mm.
- the result that the number of cycles before the breakdown of the insulating substrate 2 occurred is 700 or more is very good ( ⁇ ⁇ ), and the one that is 500 cycles or more and less than 700 cycles is good ( ⁇ ). And those having 300 cycles or more and less than 500 cycles are acceptable ( ⁇ ), and those that are defective in less than 300 cycles having the same level of reliability as the prior art are defined as defective (x).
- the prior art is a sample in which the thickness t1 and t2 of the metal circuit board 3 and the heat sink 4 are 0.8 mm, respectively, which has good heat dissipation in the prior art.
- each sample has a copper metal circuit board 3 of 18 mm ⁇ 18 mm ⁇ t1 on one main surface of an insulating substrate 2 made of a silicon nitride sintered body having a flat plate shape (thin rectangular parallelepiped shape) of 25 mm ⁇ 25 mm ⁇ 0.32 mm.
- the heat sink 4 made of copper of 18 mm ⁇ 18 mm ⁇ t 2 was joined to the other main surface.
- Each of the metal circuit board 3 and the heat sink 4 and the insulating substrate was joined by active metal joining using a brazing material in which a titanium component was mixed with silver and copper.
- the metal particle size of the metal circuit board 3 is set to 110 to 130 ⁇ m, and the metal particle size of the heat sink 4 is 90 to 100 ⁇ m on the lower surface side of the insulating substrate 1.
- the other side was set to be 40 to 50 ⁇ m.
- the temperature conditions are set to the low temperature side ⁇ 40 ° C. and the high temperature side 175 in response to the high temperature operation of the chip.
- Samples were taken out every 100 temperature cycles and observed using a stereomicroscope, and the samples in which the metal circuit board 3 and the heat sink 4 were not detached from the insulating substrate 2 and the insulating substrate 2 was not cracked passed (above ⁇ , ⁇ or ⁇ ).
- Table 2 shows the result of evaluation in terms of the manufacturing cost of the circuit board 1 for each combination of the thickness t1 and t2 of the metal circuit board 3 and the heat radiating board 4, and the heat dissipation, reliability, and cost.
- the cost is the member cost of the heat sink 4. It is acceptable that the thickness t2 of the heat sink 4 is 5 mm or less ( ⁇ ), and the thickness t1 of the metal circuit board 3 is 1 mm or more, and the etching for forming the circuit takes an extremely long time ( ⁇ ). It was. As the comprehensive judgment, the result of the worst evaluation among the three items of heat dissipation, reliability and cost was adopted.
- the desired heat dissipation can be achieved by setting the thickness t2 of the heat sink 4 to be 3.75 times or more the thickness t1 of the metal circuit board 3. Reliability can be increased while ensuring.
- the thickness t1 of the metal circuit board 3 bonded to the upper surface of the insulating substrate 2 is set to 0.8 mm or less
- the thickness t2 of the metal heat sink 4 bonded to the lower surface of the insulating substrate 2 is set to 3 mm or more.
- the thickness t1 of the metal circuit board 3 is 0.8 mm or less
- the thickness t2 of the heat sink 4 is 3 mm or more
- the sum of t1 and t2 is 3.4 mm or more
- the improvement in reliability can be explained as follows. That is, when the thickness of the metal circuit board 3 bonded to the upper surface of the insulating substrate 2 is reduced, the metal circuit board 3 is smaller due to plastic deformation against expansion and contraction with respect to the temperature of the heat sink 4 bonded to the lower surface of the insulating substrate 2. Since it follows with a load, the stress added to the insulated substrate 2 can be suppressed. Further, by increasing the thickness of the heat radiating plate 4, the rigidity of the heat radiating plate 4 is increased, and deformation of the circuit board 1 can be suppressed.
- silicon nitride ceramics as the material of the insulating substrate 2 is advantageous in improving the reliability of the circuit board 1 due to the high strength and high toughness characteristics of the silicon nitride ceramics.
- the heat generated from the electronic component 5 is effectively obtained by using the circuit board 1 in which the thicknesses t1 and t2 of the metal circuit board 3 and the heat sink 4 satisfy the above-described conditions.
- a highly reliable device can be realized.
- the thickness t2 of the heat sink 4 is 5 mm or less in addition to the above conditions. Thereby, as shown in Table 2, it is possible to realize a circuit board 1 having high heat dissipation and high reliability and advantageous in terms of manufacturing cost.
- the thickness t1 of the metal circuit board 3 is 0.4 mm or more in addition to the above conditions. As a result, as shown in Table 2, it is possible to realize a circuit board 1 that has high heat dissipation and high reliability and can reliably cope with a large current.
Abstract
Description
図3は本発明の第2の実施形態における回路基板1を示す断面図である。第2の実施形態において、回路基板1は、絶縁基板2、金属回路板3、放熱板4、第1ろう材11および第2ろう材12を備えている。また、図4は本発明の第2の実施形態における電子装置10を示す断面図である。図4に示す例において、電子装置10は、回路基板1および電子部品5を備えている。
上記のような構成を有する回路基板1の金属回路板3上に電子部品5であるチップを搭載し、それをヒートシンクに実装して、チップを所定のチップ発熱量で発熱させたときのチップ温度Tjを、金属回路板3および放熱板4の厚みをさまざまな値に変化させて熱シミュレーションを行い、金属回路板3および放熱板4の厚みの放熱性への影響を調べた。図8は、熱シミュレーションに用いたモデルの外観を示す斜視図であり、図9は、図8に示すモデルの断面図である。
2 絶縁基板
3 金属回路板
4 放熱板
5 電子部品
6 接合材
7 接合材
8 ヒートシンク
10 電子装置
11 第1ろう材
12 第2ろう材
13 導電性接続材
Claims (6)
- 絶縁基板と、
前記絶縁基板の一方の主面に接合された金属回路板と、
前記絶縁基板の前記一方の主面とは反対側の主面に接合された金属製の放熱板とを有し、
前記放熱板の厚みが前記金属回路板の厚みの3.75倍以上であり、
前記放熱板に含有されている金属粒子の粒径は、前記金属回路板に含有されている金属粒子の粒径より小さく、前記絶縁基板の前記反対側の主面からの距離が大きいほど小さい回路基板。 - 前記絶縁基板の前記一方の主面と前記金属回路板とが第1ろう材を介して互いに接合されているとともに、前記絶縁基板の前記反対側の主面と前記放熱板とが第2ろう材を介して互いに接合されており、
前記第1ろう材は、少なくとも該第1ろう材の外周部における熱膨張係数が、前記第2ろう材の熱膨張係数よりも大きい請求項1に記載の回路基板。 - 前記第1ろう材の外周部の少なくとも一部が、前記金属回路板の外周よりも外側に位置している請求項2に記載の回路基板。
- 前記金属回路板の厚みが0.8mm以下であり、前記放熱板の厚みが3mm以上であり、前記金属回路板の厚みと前記放熱板の厚みとの和が3.4mm以上である請求項1または請求項2に記載の回路基板。
- 前記放熱板の厚みが5mm以下である請求項4に記載の回路基板。
- 請求項1~5のいずれかに記載の回路基板と、
該回路基板の前記金属回路板に搭載された電子部品とを含む電子装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016564840A JP6276424B2 (ja) | 2014-12-16 | 2015-12-14 | 回路基板および電子装置 |
CN201580067691.XA CN107004643B (zh) | 2014-12-16 | 2015-12-14 | 电路基板及电子装置 |
US15/535,122 US10014237B2 (en) | 2014-12-16 | 2015-12-14 | Circuit board having a heat dissipating sheet with varying metal grain size |
EP15869928.0A EP3236495B1 (en) | 2014-12-16 | 2015-12-14 | Circuit substrate and electronic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-254180 | 2014-12-16 | ||
JP2014254180 | 2014-12-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016098723A1 true WO2016098723A1 (ja) | 2016-06-23 |
Family
ID=56126612
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/084921 WO2016098723A1 (ja) | 2014-12-16 | 2015-12-14 | 回路基板および電子装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10014237B2 (ja) |
EP (1) | EP3236495B1 (ja) |
JP (1) | JP6276424B2 (ja) |
CN (1) | CN107004643B (ja) |
WO (1) | WO2016098723A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018011020A (ja) * | 2016-07-15 | 2018-01-18 | 京セラ株式会社 | 複合基板および電子装置 |
US10898946B2 (en) | 2016-06-16 | 2021-01-26 | Mitsubishi Electric Corporation | Semiconductor-mounting heat dissipation base plate and production method therefor |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6928560B2 (ja) * | 2016-02-12 | 2021-09-01 | 古河電気工業株式会社 | サブマウント、半導体素子実装サブマウント、および半導体素子モジュール |
JP6793027B2 (ja) * | 2016-12-16 | 2020-12-02 | 太陽誘電株式会社 | 積層セラミック電子部品 |
US11232991B2 (en) * | 2017-02-23 | 2022-01-25 | Mitsubishi Electric Corporation | Semiconductor apparatus |
US10833474B2 (en) * | 2017-08-02 | 2020-11-10 | Nlight, Inc. | CTE-matched silicon-carbide submount with high thermal conductivity contacts |
CN112585744A (zh) * | 2018-08-29 | 2021-03-30 | 京瓷株式会社 | 布线基板、电子装置以及电子模块 |
CN113597674A (zh) * | 2019-04-11 | 2021-11-02 | 株式会社东芝 | 陶瓷铜电路基板及使用了其的半导体装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08139420A (ja) * | 1994-11-02 | 1996-05-31 | Denki Kagaku Kogyo Kk | 回路基板 |
JP2004207587A (ja) * | 2002-12-26 | 2004-07-22 | Dowa Mining Co Ltd | 金属−セラミックス接合基板およびその製造方法 |
JP2007066995A (ja) * | 2005-08-29 | 2007-03-15 | Hitachi Metals Ltd | セラミックス配線基板、その製造方法及び半導体モジュール |
JP2012009787A (ja) * | 2010-06-28 | 2012-01-12 | Mitsubishi Materials Corp | パワーモジュール用基板及びその製造方法 |
JP2012160722A (ja) * | 2011-01-14 | 2012-08-23 | Nippon Light Metal Co Ltd | 液冷一体型基板の製造方法および液冷一体型基板 |
JP2014053619A (ja) * | 2013-09-30 | 2014-03-20 | Dowa Holdings Co Ltd | 金属−セラミックス接合回路基板の製造方法 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4958216A (en) * | 1987-03-23 | 1990-09-18 | Kyocera Corporation | Package for housing semiconductor elements |
JPH0624880A (ja) * | 1992-07-03 | 1994-02-01 | Noritake Co Ltd | 金属−セラミックス複合体及びその製造方法 |
US6783867B2 (en) * | 1996-02-05 | 2004-08-31 | Sumitomo Electric Industries, Ltd. | Member for semiconductor device using an aluminum nitride substrate material, and method of manufacturing the same |
US7069645B2 (en) * | 2001-03-29 | 2006-07-04 | Ngk Insulators, Ltd. | Method for producing a circuit board |
KR100705868B1 (ko) * | 2003-05-06 | 2007-04-10 | 후지 덴키 디바이스 테크놀로지 가부시키가이샤 | 반도체 장치 및 그 제조 방법 |
JP4383257B2 (ja) * | 2004-05-31 | 2009-12-16 | 三洋電機株式会社 | 回路装置およびその製造方法 |
JP2006179856A (ja) * | 2004-11-25 | 2006-07-06 | Fuji Electric Holdings Co Ltd | 絶縁基板および半導体装置 |
US7550319B2 (en) * | 2005-09-01 | 2009-06-23 | E. I. Du Pont De Nemours And Company | Low temperature co-fired ceramic (LTCC) tape compositions, light emitting diode (LED) modules, lighting devices and method of forming thereof |
JP2007081200A (ja) * | 2005-09-15 | 2007-03-29 | Mitsubishi Materials Corp | 冷却シンク部付き絶縁回路基板 |
EP2006895B1 (en) * | 2006-03-08 | 2019-09-18 | Kabushiki Kaisha Toshiba | Electronic component module |
JP5151150B2 (ja) * | 2006-12-28 | 2013-02-27 | 株式会社日立製作所 | 導電性焼結層形成用組成物、これを用いた導電性被膜形成法および接合法 |
US7682875B2 (en) * | 2008-05-28 | 2010-03-23 | Infineon Technologies Ag | Method for fabricating a module including a sintered joint |
JP2011097038A (ja) * | 2009-10-02 | 2011-05-12 | Ibiden Co Ltd | セラミック配線基板およびその製造方法 |
JPWO2011064841A1 (ja) * | 2009-11-25 | 2013-04-11 | トヨタ自動車株式会社 | 半導体装置の冷却構造 |
JP2011249361A (ja) * | 2010-05-21 | 2011-12-08 | Toyota Motor Corp | 半導体装置とその製造方法 |
JP5474188B2 (ja) * | 2010-05-27 | 2014-04-16 | 京セラ株式会社 | 回路基板およびこれを用いた電子装置 |
JP5223931B2 (ja) * | 2010-06-09 | 2013-06-26 | トヨタ自動車株式会社 | クラック特定装置と半導体装置 |
JP5857464B2 (ja) * | 2011-06-16 | 2016-02-10 | 富士電機株式会社 | パワー半導体モジュールおよびその製造方法 |
JP5719740B2 (ja) * | 2011-09-30 | 2015-05-20 | 株式会社日立製作所 | 配線材料および、それを用いた半導体モジュール |
WO2013061727A1 (ja) * | 2011-10-28 | 2013-05-02 | 京セラ株式会社 | 回路基板およびこれを備える電子装置 |
JP5732414B2 (ja) * | 2012-01-26 | 2015-06-10 | 株式会社日立製作所 | 接合体および半導体モジュール |
JP2013191788A (ja) * | 2012-03-15 | 2013-09-26 | Denso Corp | 半導体モジュール及び半導体装置 |
JP6012990B2 (ja) * | 2012-03-19 | 2016-10-25 | 日本軽金属株式会社 | 放熱器一体型基板の製造方法 |
JP5664625B2 (ja) * | 2012-10-09 | 2015-02-04 | 三菱マテリアル株式会社 | 半導体装置、セラミックス回路基板及び半導体装置の製造方法 |
JP6205824B2 (ja) * | 2013-04-26 | 2017-10-04 | 富士電機株式会社 | パワーモジュール |
CN104303289B (zh) * | 2013-05-13 | 2017-10-24 | 新电元工业株式会社 | 电子模块及其制造方法 |
JP6214273B2 (ja) * | 2013-08-08 | 2017-10-18 | 三菱電機株式会社 | 金属ナノ粒子を用いた接合構造および金属ナノ粒子を用いた接合方法 |
EP3036764B1 (en) * | 2013-08-23 | 2018-06-27 | Lockheed Martin Corporation | High-power electronic devices containing metal nanoparticle-based thermal interface materials and related methods |
JP6262968B2 (ja) * | 2013-09-09 | 2018-01-17 | Dowaメタルテック株式会社 | 電子部品搭載基板およびその製造方法 |
-
2015
- 2015-12-14 CN CN201580067691.XA patent/CN107004643B/zh active Active
- 2015-12-14 WO PCT/JP2015/084921 patent/WO2016098723A1/ja active Application Filing
- 2015-12-14 JP JP2016564840A patent/JP6276424B2/ja active Active
- 2015-12-14 US US15/535,122 patent/US10014237B2/en active Active
- 2015-12-14 EP EP15869928.0A patent/EP3236495B1/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08139420A (ja) * | 1994-11-02 | 1996-05-31 | Denki Kagaku Kogyo Kk | 回路基板 |
JP2004207587A (ja) * | 2002-12-26 | 2004-07-22 | Dowa Mining Co Ltd | 金属−セラミックス接合基板およびその製造方法 |
JP2007066995A (ja) * | 2005-08-29 | 2007-03-15 | Hitachi Metals Ltd | セラミックス配線基板、その製造方法及び半導体モジュール |
JP2012009787A (ja) * | 2010-06-28 | 2012-01-12 | Mitsubishi Materials Corp | パワーモジュール用基板及びその製造方法 |
JP2012160722A (ja) * | 2011-01-14 | 2012-08-23 | Nippon Light Metal Co Ltd | 液冷一体型基板の製造方法および液冷一体型基板 |
JP2014053619A (ja) * | 2013-09-30 | 2014-03-20 | Dowa Holdings Co Ltd | 金属−セラミックス接合回路基板の製造方法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP3236495A4 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10898946B2 (en) | 2016-06-16 | 2021-01-26 | Mitsubishi Electric Corporation | Semiconductor-mounting heat dissipation base plate and production method therefor |
US11484936B2 (en) | 2016-06-16 | 2022-11-01 | Mitsubishi Electric Corporation | Semiconductor-mounting heat dissipation base plate and production method therefor |
JP2018011020A (ja) * | 2016-07-15 | 2018-01-18 | 京セラ株式会社 | 複合基板および電子装置 |
Also Published As
Publication number | Publication date |
---|---|
US20170352607A1 (en) | 2017-12-07 |
US10014237B2 (en) | 2018-07-03 |
CN107004643A (zh) | 2017-08-01 |
EP3236495A4 (en) | 2018-11-14 |
EP3236495A1 (en) | 2017-10-25 |
CN107004643B (zh) | 2019-07-30 |
JP6276424B2 (ja) | 2018-02-07 |
EP3236495B1 (en) | 2019-09-11 |
JPWO2016098723A1 (ja) | 2017-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6276424B2 (ja) | 回路基板および電子装置 | |
JP6462730B2 (ja) | 回路基板および電子装置 | |
WO2013094213A1 (ja) | セラミックス銅回路基板とそれを用いた半導体装置 | |
US9735085B2 (en) | Bonded body, power module substrate, power module and method for producing bonded body | |
JP2013042165A (ja) | 回路基板及びこれを用いた半導体モジュール、回路基板の製造方法 | |
WO2006132087A1 (ja) | 金属-セラミック複合基板及びその製造方法 | |
JP2008041752A (ja) | 半導体モジュールおよび半導体モジュール用放熱板 | |
EP2991105B1 (en) | Composite laminate and electronic device | |
JP4893096B2 (ja) | 回路基板およびこれを用いた半導体モジュール | |
JP4893095B2 (ja) | 回路基板およびこれを用いた半導体モジュール | |
JP5370460B2 (ja) | 半導体モジュール | |
JP5218621B2 (ja) | 回路基板およびこれを用いた半導体モジュール | |
JP2006269966A (ja) | 配線基板およびその製造方法 | |
JP2008198706A (ja) | 回路基板、その製造方法およびそれを用いた半導体モジュール | |
WO2015022994A1 (ja) | 放熱回路基板及び電子デバイス | |
JP2012074591A (ja) | 回路基板および電子装置 | |
JP6702813B2 (ja) | 複合基板、電子装置および電子モジュール | |
JP6538524B2 (ja) | 回路基板および電子装置 | |
JP2010118682A (ja) | セラミックス回路基板 | |
JP3419642B2 (ja) | パワーモジュール | |
JP2012094697A (ja) | 回路基板および電子装置 | |
JP2016032032A (ja) | 回路基板、および電子装置 | |
JP6491058B2 (ja) | 中継基板および電子装置 | |
JP2013021115A (ja) | セラミック回路基板およびそれを用いた電子装置 | |
KR20130042777A (ko) | 고방열 클래드 메탈 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15869928 Country of ref document: EP Kind code of ref document: A1 |
|
REEP | Request for entry into the european phase |
Ref document number: 2015869928 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15535122 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2016564840 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |