CN104303289B - 电子模块及其制造方法 - Google Patents

电子模块及其制造方法 Download PDF

Info

Publication number
CN104303289B
CN104303289B CN201380002160.3A CN201380002160A CN104303289B CN 104303289 B CN104303289 B CN 104303289B CN 201380002160 A CN201380002160 A CN 201380002160A CN 104303289 B CN104303289 B CN 104303289B
Authority
CN
China
Prior art keywords
interarea
substrate
cap
electronic component
electronic module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380002160.3A
Other languages
English (en)
Other versions
CN104303289A (zh
Inventor
池田康亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindengen Electric Manufacturing Co Ltd
Original Assignee
Shindengen Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindengen Electric Manufacturing Co Ltd filed Critical Shindengen Electric Manufacturing Co Ltd
Publication of CN104303289A publication Critical patent/CN104303289A/zh
Application granted granted Critical
Publication of CN104303289B publication Critical patent/CN104303289B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3672Foil-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4817Conductive parts for containers, e.g. caps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/051Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • H01L23/49844Geometry or layout for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385Assembly of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/071Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/165Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/1318Molybdenum [Mo] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/13294Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/132 - H01L2224/13291
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/29294Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/3301Structure
    • H01L2224/3303Layer connectors having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/8348Molybdenum [Mo] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9211Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9221Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06548Conductive via connections through the substrate, container, or encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06572Auxiliary carrier between devices, the carrier having an electrical connection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06589Thermal management, e.g. cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737Organic materials with or without a thermoconductive filler
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1611Structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/166Material
    • H01L2924/167Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/16717Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400 C and less than 950 C
    • H01L2924/16724Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/166Material
    • H01L2924/1679Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy

Abstract

本发明提供一种可小型化的电子模块及其制造方法。本发明涉及的电子模块1包括:电子模块10,具有包含主面11a及主面11b的基板11,并具有安装在主面11a上的电子元件12;电子模块20,具有包含主面21a及主面21b且主面21a被配置为与主面11a相对向的基板21,具有安装在主面11a上且通过连接部件18与电子元件12电连接的电子元件22,并具有安装在主面21b上且通过将基板21向厚度方向贯穿的连接部件19与电子元件电12电连接的电子元件23,并且,电子模块20通过连接部件18、19与电子模块10热连接;以及散热器30,在内部设有收纳部31a,将电子模块10、20收纳在收纳部31a中,从而使得主面11b与收纳部31a的内壁面相接触。

Description

电子模块及其制造方法
技术领域
本发明涉及一种电子模块(module)及其制造方法,更具体的是涉及一种具有散热器(heat sink)的电子模块及其制造方法。
背景技术
以往,作为一种电子模块,已知一种从输入电力获得所需的输出电力的调节器(regulator)。如图6所示,以往的调节器100包括功率部110,控制部120及散热器130。功率部110通过安装在基板111上的半导体开关(switching)元件等的电子元件112进行电力转换。控制部120通过安装在基板121上的控制元件等的电子零件122来控制功率部110。功率部110和控制部120通过连接端子113被电连接。散热器130具有底板部(base plate)131,和被垂直设置在这个底板部131的下面的多个鳍片(fin)132。另外,调节器100通过外部连接端子123与外部的机器相连接。
在以往的调节器100中,如图6所示,功率部110和控制部120都设置在散热器130的底板部131上。
另外,在专利文献一中记载了作为一种电子模块的半导体装置,把设有鳍片的冷却部件设置在半导体芯片(chip)的两面,从而改善了散热性。由于把冷却部件设置在了半导体芯片的两面,因此电子模块的尺寸(size)变大。
如上所述,在以往的调节器等的电子模块中,由于功率部110和控制部120被排列设置在同一平面上,因此整体的尺寸变大。即、以往存在难以将调节器等具有散热器的电子模块小型化的问题。
先行技术文献
专利文献
专利文献一日本特许公开2001-156225号公报
发明内容
因此,本发明的目的在于提供一种可小型化的电子模块及其制造方法。
本发明提供一种电子模块,其特征在于,包括:第一电子模块,具有包含第一主面及所述第一主面的相反一侧的第二主面的第一基板,并具有安装在所述第一主面上的第一电子元件;第二电子模块,具有包含第三主面及所述第三主面的相反一侧的第四主面且所述第三主面被配置为与所述第一主面相对向的第二基板,具有安装在所述第三主面上且通过第一连接部件与所述第一电子元件电连接的第二电子元件,并具有安装在所述第四主面上且通过将所述第二基板向厚度方向贯穿的第二连接部件与所述第一电子元件电连接的第三电子元件,并且,所述第二电子模块通过所述第一连接部件及所述第二连接部件与所述第一电子模块热连接;以及散热器,具有在内部设有收纳部的底板部,并且将所述第一电子模块及所述第二电子模块收纳在所述收纳部从而使得所述第一基板的所述第二主面与所述收纳部的内壁面相接触。
本发明的电子模块还可以包括:盖部,在容纳所述第二基板且覆盖所述第一基板的所述第一主面的同时,外表面与所述散热器的所述收纳部的内壁面相接触,其中,所述第二基板的侧面与所述盖部的内表面相接触。
在本发明的电子模块中,所述盖部还可以由表面被绝缘处理的金属构成。
本发明的电子模块还可以包括:封装树脂,被填充在所述盖部的内部,从而将所述第一电子元件、所述第二电子元件及所述第三电子元件埋设。
本发明的电子模块还可以包括:盖部,覆盖所述第二基板的所述第四主面,且外表面与所述散热器的所述收纳部的内壁面相接触。
本发明的电子模块还可以包括:封装树脂,被填充在所述盖部的内部,从而将所述第三电子元件埋设。
本发明的电子模块还可以包括:封装树脂,被填充在所述第一电子模块及所述第二电子模块之间,从而将所述第一电子元件及所述第二电子元件埋设。
在本发明的电子模块中,还可以是所述第一基板具有:第一绝缘基材;导体模板,被设置在所述第一绝缘基材的所述第一主面侧的主面上,通过导电性接合构件与所述第一电子元件电连接;以及导体层,被设置在所述第一绝缘基材的所述第二主面侧的主面上,与所述散热器的所述收纳部的内壁面相接触。
在本发明的电子模块中,还可以是在所述导体层上设有凹部,在所述凹部上配置有热传导部件,从而使得所述热传导部件与所述收纳部的内壁面相接触。
本发明还提供一种电子模块的制造方法,其特征在于,包括:在第一基板的一个主面上通过导电性接合构件装载第一电子元件的工序;在第二基板的一个主面上通过导电性接合构件装载第二电子元件,并在所述第二基板的另一个主面上通过导电性接合构件装载第三电子元件的工序;由导电性的材料构成的第一连接部件被夹持在所述第一电子元件与所述第二电子元件之间,并且,将所述第二基板配置为与所述第一基板相对向从而使得由导电性的材料构成的第二连接部件插入并贯穿将所述第二基板向厚度方向贯穿的贯穿孔并与所述第一电子元件通过导电性接合构件相连接后,实施加热处理从而将所述第一电子元件、所述第二电子元件及所述第三电子元件和所述第一连接部件及第二连接部件固定,从而制造层积模块的组装工序;以及将所述层积模块收纳在设在散热器的底板部的内部的收纳部中,从而使得所述第一基板的另一个主面与所述收纳部的内壁面相接触的收纳工序。
本发明的电子模块的制造方法还可以是在所述组装工序之后,且在所述收纳工序之前,包括:将具有与所述收纳部相嵌合的外形的盖部覆盖所述层积模块,从而使得所述盖部容纳所述第二基板并且覆盖所述第一基板的所述第一主面的工序,其中,在所述收纳工序中,将被所述盖部覆盖的所述层积模块收纳在所述散热器中,从而使得所述盖部的外表面与所述收纳部的内壁面相接触。
在本发明的电子模块的制造方法中,还可以是在所述盖部上设有将所述盖部向厚度方向贯穿的树脂注入口,在所述第二基板上设有将所述第二基板向厚度方向贯穿的贯穿口,在所述层积模块上覆盖了所述盖部后,通过从所述盖部的所述树脂注入口注入树脂,向所述盖部内填充树脂,从而将所述第一电子元件、所述第二电子元件及所述第三电子元件埋设。
本发明的电子模块的制造方法还可以是在所述组装工序之后,且在所述收纳工序之前,包括:将具有与所述收纳部相嵌合的外形的盖部覆盖所述层积模块,从而使得所述盖部覆盖所述第二基板的所述第四主面的工序,其中,在所述收纳工序中,将被所述盖部覆盖的所述层积模块收纳在所述散热器中,从而使得所述盖部的外表面与所述收纳部的内壁面相接触。
在本发明的电子模块的制造方法中,还可以是在所述盖部上设有将所述盖部向厚度方向贯穿的树脂注入口,所述电子模块的制造方法还包括:在所述层积模块上覆盖了所述盖部后,通过从所述盖部的所述树脂注入口注入树脂,向所述盖部内填充树脂,从而将所述第三电子元件埋设的工序;以及在所述收纳工序之后,向所述收纳部内填充树脂,从而将所述第一电子元件及所述第二电子元件埋设的工序。
发明效果
在本发明涉及的电子模块中,第一电子模块以及通过第一、第二连接部件与第一电子模块热连接的第二电子模块被收纳在设置在散热器的底板部的收纳部中,从而使得第一基板的第二主面与收纳部的内壁面相接触。这样,就不用在底板部上设置第一电子模块及第二电子模块,并且,底板部的平面尺寸减小到了与第一电子模块及第二电子模块中平面尺寸较大一方的尺寸相同的程度。因此,根据本发明,能够将电子模块大幅度地小型化。
附图说明
图1是本发明的实施方式一涉及的电子模块的截面图;
图2是实施方式一涉及的两个电子模块层积的层积模块的截面图;
图3是实施方式一涉及的设有收纳部的散热器的截面图;
图4是实施方式一涉及的在导体层的凹部中配置有热传导部件的基板的截面图;
图5是本发明实施方式二涉及的电子模块的截面图;以及
图6是以往的电子模块的斜视图。
具体实施方式
以下,参照附图对本发明的实施方式进行说明。另外,在各图中对具有同等功能的构成要素给予相同的符号,且不重复对同一符号的构成要素的详细说明。另外,附图是示意的,各构成要素的厚度与平面尺寸的关系、各构成要素之间的厚度的比例等与实际的情况不同。
实施方式一
对于本发明的实施方式一,参照图1至图3进行说明。图1是实施方式一涉及的电子模块1的截面图。图2是两个电子模块10、20层积的层积模块29的截面图。图3是实施方式一涉及的设有收纳部31a的散热器30的截面图。
实施方式一涉及的电子模块1包括电子模块10、层积在这个电子模块10上的电子模块20、以及将电子模块10和电子模块20收纳在内部的散热器30。
如图2所示,电子模块10和电子模块20层积,从而构成层积模块29。基板21的平面尺寸比基板11的平面尺寸更小。并且,将层积模块29向厚度方向看时是电子模块20层积在电子模块10的上面,使得基板21被基板11所包含。
电子模块20通过由导电性的材料构成的连接部件18、19、28,与电子模块10电连接且热连接。连接部件18、19、28,如图2所示,被设置为将基板21向厚度方向贯穿。
连接部件18将电子元件12与电子元件22电连接。连接部件19将电子元件12与电子元件23电连接。连接部件28将导体模板(pattern)14与导体模板25、26电连接。
从谋求低噪音(noise)化的观点出发,连接部件18、19、28最好设置为将各电子元件之间以最短距离连接。例如,连接部件18、19、28可以由笔直的板状或柱状的部件所构成。
另外,连接部件18、19、28的材质例如是铜(Cu)、钼(Mo)、铜和钼的合金(Cu-Mo)、或是铜和钨的合金(Cu-W)。
以下,对各构成要素详细地进行说明。
电子模块10包括:具有主面11a和这个主面11a的相反一侧的主面11b的基板11,以及安装在主面11a上的电子元件12。
如图2所示,基板11具有由陶瓷(ceramic)等绝缘材料构成的绝缘基材13,将由导体构成的导体层(铜箔等)加工成模板而形成的导体模板14,以及由铜等的导体构成的导体层15。导体模板14被设置在绝缘基材13的基板11的主面11a一侧的主面上,即、图2中绝缘基材13的上面。导体层15被设置在绝缘基材13的基板11的主面11b一侧的主面上,即、图2中绝缘基材13的下面。导体模板14通过焊料等的导电性接合构件16,与电子元件12电连接。
另外,由图1也可知,基板11的导体层15与散热器30的收纳部31a的内壁面相接触。
电子元件12例如是发热量比电子模块20的电子元件22、23更大的元件。更具体地,电子元件12是功率MOSFET或绝缘栅双极晶体管(IGBT)等的开关元件。电子元件12的控制端子12a是用于将作为开关元件的电子元件12控制为导通状态或断开状态的控制端子。图2中,作为开关元件的电子元件12对流向上下方向的电流进行控制。
电子模块20,如图2所示,具有基板21、安装在基板21的一个面上的电子元件22、以及安装在基板21的另一个面上的电子元件23。
如图2所示,基板21具有主面21a及主面21a的相反一侧的主面21b,被配置为主面21a与基板11的主面11a相对向。
基板21具有由陶瓷等绝缘材料构成的绝缘基材24,以及将设置在绝缘基材24上的导体层(铜箔等)加工成模板而形成的导体模板25、26。导体模板25被设置在绝缘基材24的基板21的主面21b一侧的主面上,即、图2中绝缘基材24的上面。导体模板26被设置在绝缘基材24的基板21的主面21a一侧的主面上,即、图2中绝缘基材24的下面。
另外,如图2所示,基板21上设有将基板21向厚度方向贯穿的贯穿孔27。
电子元件22,如图2所示,安装在基板21的主面21a上,通过连接部件18与电子元件12电连接。更具体的是,电子元件22通过导电性接合构件16与导体模板26电连接的同时,通过连接部件18与电子元件12电连接。电子元件22例如是与作为开关元件的电子元件12并联连接的整流元件。
电子元件23被安装在基板21的主面21b上,通过连接部件19与电子元件12(的控制端子12a)电连接。电子元件23通过导电性接合构件(没有图示)与导体模板25电连接。电子元件23例如是控制电子元件12的有源元件(控制芯片)。在基板21的主面21b上,也安装有电阻、电容器(condenser)及线圈(coil)等无源元件。
散热器30用于冷却电子模块10和电子模块20,如图3所示,具有在内部设有收纳部31a的底板部31,以及垂直设置在底板部31上的多个鳍片32。
收纳部31a例如被设置为从底板部31的一个侧面贯穿到相反一侧的侧面的贯穿孔。另外,也可以使得收纳部31a由在底板部31的一个侧面或上表面形成的凹部所构成。
如图1所示,散热器30把电子模块10及电子模块20收纳在收纳部31a中,从而使得基板11的主面11b与收纳部31a的内壁面相接触。
如上所述,在本实施方式的电子模块1中,电子模块10和电子模块20层积,从而构成层积模块29。在这个层积模块29中,电子模块10和电子模块20通过连接部件18、19、28被热连接。而且,层积模块29被收纳在散热器30中,从而使得基板11与收纳部31a的内壁面相接触。
这样,就不用在底板部31上设置电子模块10和电子模块20,并且,底板部31的平面尺寸减小到与电子模块10、20中平面尺寸较大一方的尺寸相同的程度。因此,根据本实施方式,能够将电子模块1大幅度地小型化。
另外,从安装在电子模块10、20上的电子元件12、22、23散发出的热,由于从电子模块10的基板11排放到了散热器30,因此散热性得以确保。
另外,在层积电子模块10和电子模块20的同时,通过连接部件18、19、28将电子元件之间电连接,因而能够缩短这两个电子模块之间的配线距离从而降低配线电阻和寄生电感(inductance)等。因此,根据本实施方式,能够将电子模块1低噪音化。
本实施方式涉及的电子模块1,如图1所示,具有与收纳部31a相嵌合的外形,包括覆盖层积模块29的盖(cap)部40。这个盖部40在容纳基板21并覆盖基板11的主面11a的同时,外表面与收纳部31a的内壁面相接触。而且,基板21的侧面21c与盖部40的内表面相接触。另外,不增大底板部31,而是通过将收纳部31a的容积增大一些,就可以设置盖部40。因此,即使设置了盖部40,电子模块1的尺寸也不会增加。
盖部40最好是由表面被绝缘处理的金属(例如被铝阳极氧化(alumite)处理的铝(aluminum))构成,但也可以由树脂等的绝缘体构成。另外,在盖部40上,如图1所示,设有将盖部40向厚度方向贯穿的树脂注入口41。树脂注入口41例如被设置在盖部40的上表面(与基板21相对向的面)。
通过设置盖部40,使得电子模块10及电子模块20的热不仅可以从基板11,还可以从盖部40向散热器30散发。例如,当电子元件12是散热量大的开关元件时,从电子元件12发出的热,经过基板11从而被散发的同时,还经过连接部件18、19,电子模块10及盖部40从而被散发。因此,根据本实施方式,能够提高散热性。
如以上说明的那样,在电子模块1中,由于还可以从盖部40散热,层积模块29和散热器30之间的热阻减少,因此能够提高散热性。所以,根据本实施方式,能够将电子模块小型化的同时提高散热性。
进一步,在具有盖部40的电子模块1中,电子模块10及电子模块20以密闭状态被收纳在散热器30中。这样,能够在将随着电子模块1的动作而向外部放出的电磁波减少的同时,抑制由于从外部的电磁波而导致的对电子模块的动作的影响。
另外,如图1所示,电子模块1也可以进一步包括填充在盖部40的内部的封装树脂45。这个封装树脂45被填充在盖部40的内部,从而将电子元件12,电子元件22及电子元件23埋设(埋入并设置)。这样,能够提高对于振动、温度及湿度等的外部环境的承受能力。
另外,封装树脂45含有由热传导率高的材料构成的填充物(filler),还可以由能提高热传导性的树脂构成。这样,能够进一步提高电子模块1的散热性。
另外,如图4所示,也可以在基板11上配置散热片(sheet)和散热膏(grease)等的热传导部件17。具体是,也可以使得在导体层15上设有凹部15a,热传导部件17被配置在凹部15a上,以使得热传导部件17与收纳部31a的内壁面相接触。这样,与在没有设置凹部15a的基板11和收纳部31a的内壁面之间配置热传导部件的情况相比,绝缘基材13与散热器30之间的距离仅缩短了凹部15a的深度的部分。其结果,能够进一步提高电子模块1的散热性。
随后,对实施方式一涉及的电子模块1的制造方法进行说明。
首先,在基板11的主面11a上通过导电性接合构件16装载电子元件12。更具体的是,在基板11的主面11a上将焊膏等的导电性接合构件16印刷形成在预定的位置上,之后,将电子元件12通过安装机(mounter)装载在导电性接合构件16上。同样地,在基板21的主面21a上通过导电性接合构件16装载电子元件22,并在基板21的主面21b上通过导电性接合构件16装载电子元件23。
随后,如图2所示,将装载了电子元件22、23的基板21与装载了电子元件12的基板11对向配置。这时,连接部件18被夹持在电子元件12与电子元件22之间,并且,连接部件19插入并贯穿基板21的贯穿孔并与电子元件12通过导电性接合构件16相连接。之后,实施加热处理(回流(reflow)),将电子元件12、22、23及连接部件18、19固定。从而制造层积模块29(组装工序)。这样,由于能够通过一次性回流(整体回流)制造层积模块29,因此能够缩短制造工序数量及制造时间。另外,回流后,根据需要,将安装在基板21上的电子元件之间通过金属线(wire)电连接也是可以的。
随后,将盖部40覆盖层积模块29,从而使得盖部40容纳基板21且覆盖基板11的主面11a。换句话说,将盖部40覆盖层积模块29,以使得盖部40的开口端与基板11的主面11a碰接。另外,如图1所示,以盖部40覆盖层积模块29的状态,基板21的侧面21c与盖部40的内表面相接触。另外,盖部40通过粘合剂(硅粘合剂)被固定在基板11上。
随后,通过从盖部40的树脂注入口41注入树脂,向盖部40中填充树脂,从而将电子元件12、电子元件22及电子元件23埋设(树脂填充工序)。更详细的是,向树脂注入口41注入的树脂充满由盖部40和基板21划分成的空间(上部空间),同时,还穿过贯穿孔27充满由盖部40、基板11及基板21划分成的空间(下部空间)。之后,最终地,树脂填充上部空间及下部空间,将电子元件12、电子元件22及电子元件23埋设。这样,通过在基板21上设置贯穿孔27,从而不再需要以上部空间和下部空间将树脂填充工序分开,能够提高树脂填充工序的效率。
随后,将制造出的层积模块29收纳在设置在散热器30的底板部31内部的收纳部31a中,从而使得基板11的主面11b与收纳部31a的内壁面相接触(收纳工序)。在本工序中,把被盖部40覆盖的层积模块29收纳在散热器30内,以使得盖部40的外表面与收纳部31a的内壁面相接触。
经过上述工序,即可以制造可小型化的同时能够保持散热性的电子模块1(图1)。
实施方式二
对于本发明的实施方式二,参照图5进行说明。图5是实施方式二涉及的电子模块1A的截面图。实施方式二与实施方式一的不同点之一在于盖部的结构。以下,围绕这个不同点对实施方式二进行说明。
如图5所示,在实施方式二中,盖部40A覆盖基板21的主面21b,而基板11与基板21之间的空间没有被盖部40A所覆盖。另外,盖部40A的外表面与散热器30的收纳部31a的内壁面相接触。
另外,盖部40A比较理想的是由表面被绝缘处理的金属(例如被铝阳极氧化处理的铝)构成,但也可以使其由绝缘体构成。
如图5所示,在盖部40A上,设有将盖部40A向厚度方向贯穿的树脂注入口42。树脂注入口42例如被设置在盖部40A的上表面(与基板21相对向的面)。通过从树脂注入口42注入树脂,能够形成封装树脂45A(后述)。
通过设置这样的盖部40A,使得电子模块10及电子模块20的热不仅可以从基板11,还可以从盖部40A向散热器30散发。因此,与实施方式一的情况相同,根据实施方式二,能够将电子模块小型化的同时提高散热性。
另外,如图5所示,电子模块1A也可以进一步具有填充在盖部40A的内部的封装树脂45A。这个封装树脂45A被填充在盖部40A的内部,从而将电子元件23埋设。这样,就能够提高对于振动、温度及湿度等外部环境的承受能力。
另外,如图5所示,电子模块1A还可以进一步包括为了将电子元件12及电子元件22埋设,而被填充在电子模块10及电子模块20之间的封装树脂45B。
封装树脂45A、45B含有由热传导率高的材料构成的填充物,也可以由能够提高热传导性的树脂构成。这样,能够进一步提高电子模块1A的散热性。
随后,对实施方式二涉及的电子模块1A的制造方法进行说明。到制造层积模块29为止的工序由于与实施方式一涉及的电子模块1的制造方法相同,因此省略其说明,仅从接下来的工序开始进行说明。
如图5所示,将具有与散热器30的收纳部31a相嵌合的外形的盖部40A覆盖层积模块29,从而使得盖部40A覆盖基板21的主面21b。换句话说,将盖部40A覆盖层积模块29,以使得盖部40A的开口端与基板21的主面21b碰接。盖部40A通过粘合剂(硅粘合剂等)被固定在基板21上。
随后,通过从盖部40A的树脂注入口42注入树脂,来向盖部40A中填充树脂,从而将电子元件23埋设。
随后,将制成的层积模块29收纳在散热器30的收纳部31a中,从而使得基板11的主面11b与收纳部31a的内壁面相接触(收纳工序)。在本工序中,是将被盖部40A覆盖的层积模块29收纳在散热器30中,从而使得盖部40A的外表面与收纳部31a的内壁面相接触。另外,如图5所示,在收纳状态下,也可以使得基板21的端部与收纳部31a内壁面相接触,从而进一步提高散热性。
随后,为了将电子元件12及电子元件22埋设,而向收纳部31a中填充树脂。在本工序中,为了防止树脂从收纳部31a漏出从而使树脂填充工作容易进行,与形成为贯穿孔的情况相比,收纳部31a在底板部31的侧面或是上表面形成为凹部形状更好。
经过上述工序,即可以制造可小型化的同时能够保持散热性的电子模块1A(图5)。
基于上述的记载,若是本行业者,也许能够想到本发明的追加效果和种种的变形,而本发明的实施形态,不限于上述各个实施方式。也可以对不同的实施方式之间的构成要素适宜地进行组合。在不脱离从权利要求书中规定的内容及其对等物推导出的本发明的概括性的思想和主旨的范围内,可以有种种的追加,变更及部分删除。
符号说明
1、1A电子模块
10、20电子模块
11、21、111、121基板
12、22、23、112、122电子元件
12a控制端子
13、24绝缘基材
14、25、26导体模板
15导体层
15a凹部
16导电性接合构件
17热传导部件
18、19、28连接部件
21c侧面
27贯穿孔
29层积模块
30、130散热器
31、131底板部
31a收纳部
32、132鳍片
40、40A盖部
41、42树脂注入口
45、45A、45B封装树脂
100调节器
110功率部
113连接端子
120控制部
123外部连接端子

Claims (15)

1.一种电子模块,其特征在于,包括:
第一电子模块,具有包含第一主面及所述第一主面的相反一侧的第二主面的第一基板,并具有安装在所述第一主面上的第一电子元件;
第二电子模块,具有包含第三主面及所述第三主面的相反一侧的第四主面且所述第三主面被配置为与所述第一主面相对向的第二基板,具有安装在所述第三主面上且通过第一连接部件与所述第一电子元件电连接的第二电子元件,并具有安装在所述第四主面上且通过将所述第二基板向厚度方向贯穿的第二连接部件与所述第一电子元件电连接的第三电子元件,并且,所述第二电子模块通过所述第一连接部件及所述第二连接部件与所述第一电子模块热连接;以及
散热器,具有在内部设有收纳部的底板部,并且将所述第一电子模块及所述第二电子模块收纳在所述收纳部从而使得所述第一基板的所述第二主面与所述收纳部的内壁面相接触并且使得所述第二基板被配置在所述收纳部内。
2.根据权利要求1所述的电子模块,其特征在于,还包括:
盖部,在容纳所述第二基板且覆盖所述第一基板的所述第一主面的同时,外表面与所述散热器的所述收纳部的内壁面相接触,
其中,所述第二基板的侧面与所述盖部的内表面相接触。
3.根据权利要求2所述的电子模块,其特征在于:
其中,所述盖部由表面被绝缘处理的金属构成。
4.根据权利要求2所述的电子模块,其特征在于,还包括:
封装树脂,被填充在所述盖部的内部,从而将所述第一电子元件、所述第二电子元件及所述第三电子元件埋设。
5.根据权利要求1所述的电子模块,其特征在于,还包括:
盖部,覆盖所述第二基板的所述第四主面,且外表面与所述散热器的所述收纳部的内壁面相接触。
6.根据权利要求5所述的电子模块,其特征在于:
其中,所述盖部由表面被绝缘处理的金属构成。
7.根据权利要求5所述的电子模块,其特征在于,还包括:
封装树脂,被填充在所述盖部的内部,从而将所述第三电子元件埋设。
8.根据权利要求5所述的电子模块,其特征在于,还包括:
封装树脂,被填充在所述第一电子模块及所述第二电子模块之间,从而将所述第一电子元件及所述第二电子元件埋设。
9.根据权利要求1所述的电子模块,其特征在于:
其中,所述第一基板具有:
第一绝缘基材;
导体模板,被设置在所述第一绝缘基材的所述第一主面侧的主面上,通过导电性接合构件与所述第一电子元件电连接;以及
导体层,被设置在所述第一绝缘基材的所述第二主面侧的主面上,与所述散热器的所述收纳部的内壁面相接触。
10.根据权利要求9所述的电子模块,其特征在于:
其中,在所述导体层上设有凹部,在所述凹部上配置有热传导部件,从而使得所述热传导部件与所述收纳部的内壁面相接触。
11.一种电子模块的制造方法,其特征在于,包括:
在第一基板的一个主面上通过导电性接合构件装载第一电子元件的工序;
在第二基板的一个主面上通过导电性接合构件装载第二电子元件,并在所述第二基板的另一个主面上通过导电性接合构件装载第三电子元件的工序;
由导电性的材料构成的第一连接部件被夹持在所述第一电子元件与所述第二电子元件之间,并且,将所述第二基板配置为与所述第一基板相对向从而使得由导电性的材料构成的第二连接部件插入并贯穿将所述第二基板向厚度方向贯穿的贯穿孔并与所述第一电子元件通过导电性接合构件相连接后,实施加热处理从而将所述第一电子元件、所述第二电子元件及所述第三电子元件和所述第一连接部件及第二连接部件固定,从而制造层积模块的组装工序;以及
将所述层积模块收纳在设在散热器的底板部的内部的收纳部中,从而使得所述第一基板的另一个主面与所述收纳部的内壁面相接触并且使得所述第二基板被配置在所述收纳部内的收纳工序。
12.根据权利要求11所述的电子模块的制造方法,其特征在于,在所述组装工序之后,且在所述收纳工序之前,还包括:
将具有与所述收纳部相嵌合的外形的盖部覆盖所述层积模块,从而使得所述盖部容纳所述第二基板并且覆盖所述第一基板的所述一个主面的工序,
其中,在所述收纳工序中,将被所述盖部覆盖的所述层积模块收纳在所述散热器中,从而使得所述盖部的外表面与所述收纳部的内壁面相接触。
13.根据权利要求12所述的电子模块的制造方法,其特征在于:
其中,在所述盖部上设有将所述盖部向厚度方向贯穿的树脂注入口,
在所述第二基板上设有将所述第二基板向厚度方向贯穿的贯穿口,
在所述层积模块上覆盖了所述盖部后,通过从所述盖部的所述树脂注入口注入树脂,向所述盖部内填充树脂,从而将所述第一电子元件、所述第二电子元件及所述第三电子元件埋设。
14.根据权利要求11所述的电子模块的制造方法,其特征在于,在所述组装工序之后,且在所述收纳工序之前,还包括:
将具有与所述收纳部相嵌合的外形的盖部覆盖所述层积模块,从而使得所述盖部覆盖所述第二基板的所述另一个主面的工序,
其中,在所述收纳工序中,将被所述盖部覆盖的所述层积模块收纳在所述散热器中,从而使得所述盖部的外表面与所述收纳部的内壁面相接触。
15.根据权利要求14所述的电子模块的制造方法,其特征在于:
其中,在所述盖部上设有将所述盖部向厚度方向贯穿的树脂注入口,
所述电子模块的制造方法还包括:
在所述层积模块上覆盖了所述盖部后,通过从所述盖部的所述树脂注入口注入树脂,向所述盖部内填充树脂,从而将所述第三电子元件埋设的工序;以及
在所述收纳工序之后,向所述收纳部内填充树脂,从而将所述第一电子元件及所述第二电子元件埋设的工序。
CN201380002160.3A 2013-05-13 2013-05-13 电子模块及其制造方法 Active CN104303289B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2013/063299 WO2014184846A1 (ja) 2013-05-13 2013-05-13 電子モジュールおよびその製造方法

Publications (2)

Publication Number Publication Date
CN104303289A CN104303289A (zh) 2015-01-21
CN104303289B true CN104303289B (zh) 2017-10-24

Family

ID=51897867

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380002160.3A Active CN104303289B (zh) 2013-05-13 2013-05-13 电子模块及其制造方法

Country Status (4)

Country Link
US (1) US9991184B2 (zh)
JP (1) JP5788585B2 (zh)
CN (1) CN104303289B (zh)
WO (1) WO2014184846A1 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016067383A1 (ja) * 2014-10-29 2016-05-06 新電元工業株式会社 放熱構造
CN107004643B (zh) * 2014-12-16 2019-07-30 京瓷株式会社 电路基板及电子装置
CN106463481B (zh) * 2015-04-28 2019-11-08 新电元工业株式会社 半导体模块以及半导体模块的制造方法
US10461042B2 (en) * 2016-01-31 2019-10-29 Shindengen Electric Manufacturing Co., Ltd. Semiconductor module
CN108604588B (zh) * 2016-02-03 2021-12-17 新电元工业株式会社 半导体装置以及半导体装置的制造方法
US10770439B2 (en) * 2017-02-13 2020-09-08 Shindengen Electric Manufacturing Co., Ltd. Electronic module
EP3596826B1 (en) * 2017-03-15 2024-05-01 ABB Schweiz AG A solid state switching device
JP6765336B2 (ja) 2017-04-06 2020-10-07 三菱電機株式会社 電力用半導体装置およびその製造方法、ならびに電力変換装置
JP6732118B2 (ja) * 2017-09-14 2020-07-29 新電元工業株式会社 電子モジュール及び電子モジュールの製造方法
JP7204174B2 (ja) * 2018-07-19 2023-01-16 マイクロモジュールテクノロジー株式会社 半導体装置及び半導体装置の製造方法
CN113016064A (zh) * 2018-11-12 2021-06-22 株式会社村田制作所 安装型电子部件以及电子电路模块
SG10201810791TA (en) * 2018-11-30 2020-06-29 Delta Electronics Int’L Singapore Pte Ltd Package structure and power module using same
JP7400284B2 (ja) * 2019-09-19 2023-12-19 富士電機株式会社 電子部品モジュール
EP3799546A1 (de) * 2019-09-25 2021-03-31 Siemens Aktiengesellschaft Träger für elektrische bauelemente
CN111146096B (zh) * 2019-11-26 2021-10-12 通富微电子股份有限公司 一种双面散热半导体器件及其单次回流的焊接方法
WO2022041098A1 (zh) * 2020-08-28 2022-03-03 威刚科技股份有限公司 控制器装置
JP2024004885A (ja) * 2022-06-29 2024-01-17 株式会社オートネットワーク技術研究所 コネクタ装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1507767A (zh) * 2001-03-19 2004-06-23 哈里公司 包含冷却基片的电子模块及相关方法
CN1976573A (zh) * 2005-11-30 2007-06-06 国际商业机器公司 传热装置,被冷却的电子模块及其制造方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11345905A (ja) * 1998-06-02 1999-12-14 Mitsubishi Electric Corp 半導体装置
JP3525832B2 (ja) 1999-11-24 2004-05-10 株式会社デンソー 半導体装置
KR100723454B1 (ko) * 2004-08-21 2007-05-30 페어차일드코리아반도체 주식회사 높은 열 방출 능력을 구비한 전력용 모듈 패키지 및 그제조방법
JP3935381B2 (ja) * 2002-03-14 2007-06-20 松下電器産業株式会社 両面電極半導体素子を有する電子回路装置及び該電子回路装置の製造方法
JP2004088022A (ja) * 2002-08-29 2004-03-18 Toshiba Corp 大電力用半導体装置
JP2005150419A (ja) 2003-11-17 2005-06-09 Nippon Soken Inc 半導体装置
JP4537370B2 (ja) 2006-12-04 2010-09-01 日立オートモティブシステムズ株式会社 電子装置
JP2010278113A (ja) 2009-05-27 2010-12-09 Sumitomo Electric Ind Ltd 通信モジュール
JP5488645B2 (ja) 2009-06-30 2014-05-14 株式会社デンソー 半導体装置およびその製造方法
JP5222838B2 (ja) 2009-12-21 2013-06-26 日立オートモティブシステムズ株式会社 制御装置
KR20120053332A (ko) * 2010-11-17 2012-05-25 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
KR20120060665A (ko) * 2010-12-02 2012-06-12 삼성전자주식회사 반도체 패키지
JP5598386B2 (ja) 2011-03-10 2014-10-01 株式会社デンソー 半導体装置
JP5799541B2 (ja) 2011-03-25 2015-10-28 株式会社ソシオネクスト 半導体装置及びその製造方法
JP5693351B2 (ja) 2011-04-21 2015-04-01 三菱電機株式会社 基板内蔵用筐体

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1507767A (zh) * 2001-03-19 2004-06-23 哈里公司 包含冷却基片的电子模块及相关方法
CN1976573A (zh) * 2005-11-30 2007-06-06 国际商业机器公司 传热装置,被冷却的电子模块及其制造方法

Also Published As

Publication number Publication date
CN104303289A (zh) 2015-01-21
JPWO2014184846A1 (ja) 2017-02-23
WO2014184846A1 (ja) 2014-11-20
US9991184B2 (en) 2018-06-05
US20160181175A1 (en) 2016-06-23
JP5788585B2 (ja) 2015-09-30

Similar Documents

Publication Publication Date Title
CN104303289B (zh) 电子模块及其制造方法
CN105981168B (zh) 功率半导体模块
US11688664B2 (en) Semiconductor device assembly with through-mold cooling channel formed in encapsulant
CN205452265U (zh) 电子功率模块
JP7145075B2 (ja) 多層回路基板に基づくパワーモジュール
CN107004660A (zh) 功率半导体模块及冷却器
US10818574B2 (en) Plug-in type power module and subsystem thereof
US8247891B2 (en) Chip package structure including heat dissipation device and an insulation sheet
KR101325373B1 (ko) 반도체 소자 수납용 패키지 및 그것을 사용한 반도체 장치
CN104659012A (zh) 具有在再分配结构和装配结构之间的电子芯片的电子部件
US8664755B2 (en) Power module package and method for manufacturing the same
CN104979297B (zh) 用于电子模块的基板以及制造用于电子模块的基板的方法
EP3648159B1 (en) Semiconductor package and method of fabricating a semiconductor package
EP2804209A1 (en) Moulded electronics module
KR101343199B1 (ko) 반도체 패키지
JP2016181536A (ja) パワー半導体装置
KR20060105403A (ko) 혼성회로와 복합기판을 가지는 패키지 구조물
CN117596827A (zh) 包含s-单元的冷板
CN110164826A (zh) 一种功率模块及电子设备
CN219085965U (zh) 表面贴装金属散热块的半导体电路组件和散热组件
US20230253291A1 (en) Power semiconductor module arrangement and methods for producing a semiconductor arrangement
US20220377901A1 (en) Electronic device with castellated board
KR101216777B1 (ko) 전력 모듈 패키지 및 그 제조방법
RU137919U1 (ru) Герметичный корпус для размещения электронных модулей
CN117790425A (zh) 具有柔性连接的隔离功率包装

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant