WO2015166696A1 - 半導体モジュールおよびその製造方法 - Google Patents
半導体モジュールおよびその製造方法 Download PDFInfo
- Publication number
- WO2015166696A1 WO2015166696A1 PCT/JP2015/055066 JP2015055066W WO2015166696A1 WO 2015166696 A1 WO2015166696 A1 WO 2015166696A1 JP 2015055066 W JP2015055066 W JP 2015055066W WO 2015166696 A1 WO2015166696 A1 WO 2015166696A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- lead frame
- adhesive
- case
- semiconductor module
- circuit block
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 82
- 238000004519 manufacturing process Methods 0.000 title claims description 15
- 238000000034 method Methods 0.000 title claims description 14
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 239000000853 adhesive Substances 0.000 claims abstract description 49
- 230000001070 adhesive effect Effects 0.000 claims description 48
- 239000011347 resin Substances 0.000 claims description 33
- 229920005989 resin Polymers 0.000 claims description 33
- 238000005266 casting Methods 0.000 claims description 6
- 238000000465 moulding Methods 0.000 abstract description 8
- 239000004734 Polyphenylene sulfide Substances 0.000 description 9
- 238000006243 chemical reaction Methods 0.000 description 9
- 229920000069 polyphenylene sulfide Polymers 0.000 description 9
- 230000017525 heat dissipation Effects 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 238000007789 sealing Methods 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000020169 heat generation Effects 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000001746 injection moulding Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49506—Lead-frames or other flat leads characterised by the die pad an insulative substrate being used as a diepad, e.g. ceramic, plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
- H01L2224/48096—Kinked the kinked part being in proximity to the bonding area on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/8321—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Definitions
- the present invention relates to a semiconductor module and a method for manufacturing the same, and more particularly to a semiconductor module used for an inverter device such as a motor drive device and a power converter such as a switching power supply device and a method for manufacturing the same.
- a semiconductor module for power conversion has a plurality of power semiconductor chips such as power transistors or diodes for power conversion integrated in one package.
- circuit wiring suitable for a desired application is previously performed inside the package, which contributes to downsizing of the entire application device.
- MOSFETs Metal Oxide Semiconductors Field-Effect Transistors
- IGBTs Insulated-Gate Bipolar Transistors
- the element for power conversion is configured to be exposed to the outside of the semiconductor module through the copper foil surface on the insulating substrate and the insulating substrate in order to reduce heat generation due to the loss by heat dissipation, and the radiator from the exposed surface Is used to radiate heat (see, for example, Patent Document 1). That is, in Patent Document 1, an insulating layer is disposed on the surface of a metal plate having good heat conductivity, a main circuit wiring pattern is formed on the insulating layer, and a semiconductor chip is bonded on the main circuit wiring pattern. ing. The heat generated by the semiconductor chip is transferred to the metal plate through the main circuit wiring pattern and the insulating layer, and is radiated by a heat sink joined to the metal plate.
- the power conversion element has a desired circuit formed by a lead frame, a conductive wire, or a wiring pattern generated on the substrate, and these circuits are directly connected to terminals that are electrical connection means to the outside. Or indirectly connected via a wire or the like.
- IPM Intelligent Power Module
- the control IC has a driver function for driving an element for power conversion and a function for detecting and protecting an abnormal state such as an overcurrent.
- the control IC is mounted at a location away from the substrate on which the power conversion element is mounted in order to prevent heat generation and noise from the power conversion element.
- the control IC is mounted on a wiring pattern formed in the case.
- the IPM there are modules in which passive components such as a current detection element, a temperature detection element, a snubber element, or a capacitor connected to supply stable power to the control IC are mounted inside the module.
- the semiconductor module on which these elements are mounted and desired electrical connection is made is resin-sealed to complete the IPM.
- the lead frame and PPS resin Polyphenylene Sulfide Resin
- the terminal case is formed by injecting PPS resin into a mold that is fixed and set with a fixing pin such as a fixing pin or an ejector pin that is placed so that the lead frame is not displaced or deformed by resin pressure during molding. Although it is molded, an opening (a hole formed by a fixed pin) formed at that time is sealed with a resin by moving the fixed pin during molding.
- an element such as a control IC is mounted on the lead terminal by an adhesive means such as silver paste.
- an insulating substrate is bonded to the terminal case with an adhesive, and electrical connection (ultrasonic bonding) is performed with aluminum wires so as to form a desired circuit configuration between the element-insulating substrate wiring pattern and the lead frame. It is sealed with a casting resin to constitute a semiconductor module.
- Patent Document 2 when the terminal case is manufactured, when the high-temperature resin cools due to the difference in linear expansion coefficient between the resin and the metal lead terminal, the terminal case adheres closely. The lead terminal that was left may come off the case. In addition, since the lead terminal and the PPS resin do not have an adhesive force, a minute gap is generated between the lead terminal and the PPS resin even if they are formed so as to adhere to each other. If the bonding wire is to be ultrasonically bonded to the lead terminal while the lead terminal is floating from the case, the ultrasonic vibration energy is absorbed by the lead terminal, which causes bonding failure.
- Patent Document 2 a through hole is formed in a case immediately below an ultrasonic bonding portion of a terminal board serving as a lead terminal, and a support member is inserted into a heat sink bonded to the case at a position corresponding to the through hole. Forming a mouth.
- a rod-shaped tool is used on the upper surface of the terminal plate while supporting the lower surface of the ultrasonic bonding portion of the terminal plate with the fixing pin arranged in the support member insertion port and the through hole. Bonding wires are ultrasonically bonded.
- the terminal plate faces this through-hole, the lower surface of the terminal plate is exposed to air and heat dissipation is improved.
- Patent Document 2 a plate-like heat sink made of a metal having high thermal conductivity is disposed on the lower surface of a frame-like case made of an insulating resin having an opening at the center, and the opening is opened with the heat sink.
- An adhesive is used for bonding such a resin and a metal, but if the adhesive is applied more than necessary, a high bonding strength can be obtained, but the adhesive protrudes from the bonding surface.
- the outflow of the adhesive to the outside not only impairs the appearance, but the inflow to the inside will contaminate the bonded portion by ultrasonic bonding and reduce the strength.
- a plurality of grooves are formed on the surface of the case facing the heat sink, and the groove near the center is used as an adhesive application groove, and the outer and inner grooves flow out of the adhesive.
- channel is known (for example, refer patent document 3).
- JP 2013-258321 A (paragraph [0043], FIG. 2) JP 2004-134518 A (paragraphs [0048]-[0056], FIGS. 4-7) JP 2012-15349 A (FIG. 1)
- the present invention has been made in view of these points, and an object of the present invention is to provide a semiconductor module capable of stable wire bonding using ultrasonic waves in the manufacturing stage and a manufacturing method thereof.
- a semiconductor module is provided to solve the above problems.
- This semiconductor module has a lead frame having a connection surface to which bonding wires are ultrasonically bonded and a mounting surface on which the lead frame is mounted, and a circuit block in which a semiconductor chip is formed on an insulating substrate is fixed. And a case having an opening formed so as to penetrate between the mounting surface and the fixing surface. The opening is filled with an adhesive, and the vicinity of the connection surface of the lead frame and the circuit block are bonded to each other.
- the present invention also provides a method for manufacturing a semiconductor module.
- a case is molded.
- a mounting surface on which a lead frame having a connection surface to which a bonding wire is ultrasonically bonded is mounted, and a circuit block in which a semiconductor chip is formed on an insulating substrate are fixed to the outside corresponding to the mounting surface. And a fixed surface.
- the case is molded by injecting resin into the mold while supporting the vicinity of the connecting surface of the lead frame from the back surface with the ejector pin or the pressing pin.
- an adhesive is applied to the fixing surface of the case where the opening is formed by the ejector pin or the presser pin so that the opening is also filled, and the circuit block is placed on the fixing surface of the case. Is fixed to the case.
- a bonding wire is ultrasonically bonded to the connection surface of the lead frame fixed to the circuit block with an adhesive.
- the vicinity of the connection surface of the lead frame to which the bonding wire is ultrasonically bonded is fixed to the circuit block by the adhesive via the opening.
- the semiconductor module having the above configuration and the manufacturing method thereof can fix the vicinity of the connection surface of the lead frame without changing the conventional process or adding any process to the conventional process. There is an advantage that it can be improved.
- the lead frame is bonded to the insulating substrate with an adhesive having a high thermal conductivity, the thermal resistance between the insulating substrate and the lead frame is reduced, and the heat dissipation of the lead frame can be further improved.
- the control IC mounted on the lead frame has a temperature protection function and a temperature output function
- the insulating substrate to which the semiconductor chip is connected with a low thermal resistance and the lead frame on which the control IC is mounted The thermal resistance between them also decreases. For this reason, since the thermal resistance between the semiconductor chip and the control IC also becomes low, the control IC can detect the temperature more accurately, and the semiconductor chip can be protected with high accuracy.
- FIG. 1 is an exploded perspective view of a semiconductor module according to the present invention as viewed from the bottom side thereof
- FIG. 2 is a cross-sectional view showing the semiconductor module before being mounted on an insulating substrate in an upside down state
- FIG. FIG. FIG. 4 is a cross-sectional view showing the semiconductor module when wiring with bonding wires is performed
- FIG. 5 is a cross-sectional view showing the semiconductor module after resin sealing.
- the semiconductor module according to the present invention includes a terminal case 1 as shown in FIG. 1 showing an outline before assembly.
- the terminal case 1 is formed by integral molding (lead frame insert molding) of the lead frame 2 and the case 3.
- the terminal case 1 has a pair of opposed parallel side wall portions 4a into which the lead frame 2 is inserted, and a pair of opposed parallel side wall portions 4b connected to both ends in the longitudinal direction of the side wall portion 4a. It is formed in a rectangular frame shape in plan view.
- the side wall portions 4 a and 4 b of the terminal case 1 have an L-shaped cross section, and a step portion 6 a is formed along the periphery of the central opening 5 on the bottom surface (the upper surface in FIG. 1). ing.
- the stepped portions 6 a of the side wall portions 4 a and 4 b are fixed surfaces to which the insulating substrate 7 is fixed, and have a depth smaller than the thickness of the insulating substrate 7.
- the terminal case 1 is mounted on the inner surface 6b, which is the mounting surface located on the opposite side of the stepped portion 6a, and the outer side of the lead frame 2 is the side wall portion. It is formed in a state of extending outward through 4a.
- the lead frame 2 has a connection surface by ultrasonic bonding on the side opposite to the mounting surface of the case 3 on the inner surface 6b.
- an opening 8 is formed which penetrates to the stepped portion 6a. That is, the case portion in which the step portion 6 a is formed has a structure in which the lead frame 2 and the bonding surface of the insulating substrate 7 are positioned above and below the opening 8.
- the opening 8 is formed in the case portion immediately below the connection surface of the lead frame 2, that is, in the case portion near the portion where wire bonding is performed by ultrasonic bonding.
- the place where wire bonding is performed by ultrasonic bonding is also the place where the main current of the lead frame 2 flows.
- the opening 8 is formed for the purpose of fixing the lead frame 2 to the insulating substrate 7 at a place where the lead frame 2 is disposed and where ultrasonic bonding is not performed, as necessary. May be.
- the opening 8 is formed at the time of lead frame insert molding. That is, when the pre-molded lead frame 2 is set in a mold, the ejector pins are installed so as to support the lead frame 2. In this state, for example, PPS resin is injected into the mold to mold the terminal case 1. At this time, since the resin filled in the mold is solidified without moving the ejector pin, the resin does not go around the ejector pin. Thereafter, the terminal case 1 is protruded from the mold by the ejector pins, and the opening 8 is formed by pulling the ejector pins out of the terminal case 1.
- the opening 8 may also be formed of a so-called presser pin that is used to suppress kinking or misalignment of the lead frame 2 during insert molding. Further, both the ejector pin and the presser pin are used. It may be formed.
- a passive element such as a control IC, a capacitor, or a resistor is placed on a lead frame 2 that also serves as a circuit depending on the application and purpose.
- a lead frame 2 that also serves as a circuit depending on the application and purpose.
- the control IC 9 is placed on the lead frame 2 is shown.
- the terminal case 1 in which the control IC 9 is placed on the lead frame 2 is turned upside down as shown in FIG. 2, and then the step portion to which the insulating substrate 7 is fixed as shown in FIG.
- the adhesive 10 is applied to 6a.
- the adhesive 10 is a resin having a thermal conductivity (for example, 0.5 [W / mK]) higher than that of the PPS resin forming the case 3 (for example, 0.3 [W / mK]). Is used.
- the adhesive 10 is not only applied to the surface of the stepped portion 6a but also filled in the opening 8. As a result, the lead frame 2 is bonded to the portion facing the opening 8 by the adhesive 10.
- the insulating substrate 7 is placed on the step portion 6a to which the adhesive 10 is applied.
- the insulating substrate 7 can be an AL (aluminum) insulating substrate or a DCB (Direct Copper Bonding) substrate, and power semiconductor chips 13 and 14 are placed on a conductive wiring pattern 12 formed in advance on the surface.
- the circuit block 11 is configured by being mounted.
- these semiconductor chips 13 and 14 are IGBTs and FWDs.
- the circuit block 11 is mounted on the step portion 6 a with the mounting surfaces of the semiconductor chips 13 and 14 facing down, so that the outer peripheral portion of the insulating substrate 7 is not only bonded to the terminal case 1 by the adhesive 10.
- the lead frame 2 is also bonded by the adhesive 10 in the opening 8. As a result, the lead frame 2 is not only fixed to the insulating substrate 7 by the adhesive 10 filled in the opening 8 immediately below the lead frame 2 but also thermally bonded to the insulating substrate 7 via the adhesive 10. become.
- the lead frame 2 is thermally coupled to the insulating substrate 7 through the opening 8, heat generated by the main current flowing can be transferred to the insulating substrate 7, and the lead terminals can be dissipated. It is possible. As a result, the heat dissipation of the lead frame 2 can be further improved as compared with the conventional example in which the lead frame is exposed to air having a thermal conductivity of 0.0241 [W / mK] through the openings formed as the support member insertion opening and the through hole. Can be improved.
- the control IC 9 placed on the lead frame 2 has a temperature protection function and a temperature output function
- the control IC 9 can protect the semiconductor chips 13 and 14 with high accuracy. That is, as compared with the conventional example in which the lead frame 2 is exposed to air, the heat between the insulating substrate 7 to which the semiconductor chips 13 and 14 are connected with a low thermal resistance and the lead frame 2 on which the control IC 9 is mounted. Resistance is lower. For this reason, since it becomes low thermal resistance between the semiconductor chips 13 and 14 and the control IC 9, it becomes possible for the control IC 9 to detect temperature more accurately, and the semiconductor chips 13 and 14 can be protected with high accuracy. .
- the terminal case 1 to which the circuit block 11 is fixed is rotated by 180 degrees, and the inner surface 6b of the terminal case 1 and the mounting surfaces of the semiconductor chips 13 and 14 of the circuit block 11 are on the upper side.
- the terminal case 1 is prepared for wire bonding by pressing its upper end surface in the direction indicated by the arrow 15.
- the structure of the holding jig can be overwhelmingly simple compared to the conventional example in which the lead frame floating from the case must be pressed at each position where wire bonding is performed during ultrasonic bonding. .
- the semiconductor module is wire-bonded by the bonding wire 16 of the main circuit and the bonding wire 17 of the control circuit.
- the interface between the inner surface 6b of the terminal case 1 and the lead frame 2 is in close contact, ultrasonic bonding of the bonding wire 16 to the lead frame 2 ensures that ultrasonic vibration energy is not absorbed. Reportedly. Further, wire bonding of the bonding wire 16 to the semiconductor chips 13 and 14 and wire bonding of the bonding wire 17 to the semiconductor chip 13, the control IC 9 and the lead frame 2 are also performed.
- the terminal case 1 is filled with a liquid casting resin 18, and the semiconductor chips 13 and 14 and the control IC 9 are resin-sealed.
- the casting resin 18 can be the same resin as the adhesive 10 that bonds the insulating substrate 7 of the circuit block 11 to the terminal case 1. By using the same material for the casting resin 18 and the adhesive 10, it becomes possible to make the members common.
- FIG. 6 is a flowchart illustrating a method for manufacturing a semiconductor module
- FIG. 7 is a diagram illustrating a specific example of the semiconductor module.
- the circuit block 11 and the terminal case 1 are respectively prepared in advance in separate steps.
- an insulating substrate 7 is prepared (step S1), and solder is applied to one surface of the insulating substrate 7 (step S2).
- semiconductor chips 13 and 14 to be IGBT and FWD are prepared (step S3), and these semiconductor chips 13 and 14 are mounted on the solder applied to the insulating substrate 7 (step S4) and put in a reflow furnace.
- the circuit block 11 is configured (step S5).
- a pre-molded lead frame 2 is prepared (step S6).
- This lead frame 2 is set in a mold of an injection molding machine, and PPS resin is injected into the mold.
- the terminal case 1 is molded (step S7).
- the terminal case 1 is formed with an opening 8 using an ejector pin or a presser pin.
- a thermosetting silver paste is applied to the control IC mounting position of the lead frame 2 in the terminal case 1 (step S8).
- the control IC 9 is prepared (step S9), and the control IC 9 is mounted on the silver paste and fixed to the lead frame 2 (step S10).
- the terminal case 1 in which the control IC 9 is mounted on the lead frame 2 is turned upside down (see FIG. 2), and the adhesive 10 is applied to the step portion 6 a formed around the central opening 5 of the terminal case 1. Is applied.
- the insulating substrate 7 with the mounting surfaces of the semiconductor chips 13 and 14 down is mounted on the stepped portion 6a, whereby the terminal case 1 and the insulating substrate 7 are bonded (step S11).
- the same process and equipment as conventional terminal case / insulating substrate bonding can be used, so there is no cost increase due to an increase in equipment and tact.
- the terminal case 1 is turned upside down so that the mounting surfaces of the semiconductor chips 13 and 14 on the insulating substrate 7 and the control IC mounting surface of the lead frame 2 are placed on top, and wire bonding using bonding wires 16 and 17 is performed. Is performed (step S12).
- the terminal case 1 is filled with a casting resin 18 as a PPS resin and sealed with resin (step S13).
- the semiconductor module 20 illustrated in FIG. 7 is a top view of the case 3 before resin sealing.
- six wiring patterns 12 are formed on the insulating substrate 7 of the circuit block 11, and a semiconductor chip 13 that is an IGBT and a semiconductor chip 14 that is an FWD are mounted on each wiring pattern 12.
- three control ICs 9 are mounted on the lead frame 2a forming the internal wiring.
- the wiring pattern 12 or the semiconductor chips 13 and 14 and the lead frame 2 forming the lead terminal are connected by the bonding wire 16, and an opening is provided directly below the vicinity of the bonding wire 16 of the lead frame 2.
- Part 8 is formed.
- the lead frame 2 is fixed to the insulating substrate 7 by the adhesive 10 in the vicinity of the location where the bonding wire 16 is joined. Therefore, when the bonding wire 16 is ultrasonically bonded to the connection surface of the lead frame 2, the lead frame 2 does not flutter and a bonding failure does not occur.
- the thermal conductivity of the adhesive 10 is higher than the thermal conductivity of the case 3, the heat generated by the main current flowing through the lead frame 2 is transferred to the insulating substrate 7 through the adhesive 10, so that the lead frame 2 The heat dissipation performance is improved.
- the opening 8 formed immediately below the lead frame 2 a is for filling the adhesive 10 and fixing the lead frame 2 a to the insulating substrate 7. Both ends of the lead frame 2 a are fixed by the side wall portions 4 a and 4 b of the case 3, but the intermediate portion is fixed to the insulating substrate 7 by the adhesive 10, so that the lead frame 2 a is more firmly fixed to the case 3.
- the adhesive 10 preferably has higher adhesion to the lead frame 2 than the case 3. Accordingly, when a gap is generated between the case 3 and the lead frame 2 due to a difference in linear expansion coefficient, the lead frame 2 and the insulating substrate 7 can be firmly adhered to each other, and heat dissipation performance is improved.
- this invention is not limited to said structure, It can comprise suitably combining as needed.
- the above merely illustrates the principle of the present invention.
- many modifications and changes can be made by those skilled in the art, and the present invention is not limited to the precise configuration and application shown and described above, and all corresponding modifications and equivalents may be And the equivalents thereof are considered to be within the scope of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
図6は半導体モジュールの製造方法を示すフローチャート、図7は半導体モジュールの具体例を示す図である。
以上の工程により作られた半導体モジュールの具体例について説明する。図7に例示した半導体モジュール20は、樹脂封止前のケース3をその上面から見たものである。この半導体モジュール20は、回路ブロック11の絶縁基板7に6つの配線パターン12が形成され、それぞれの配線パターン12には、IGBTとする半導体チップ13およびFWDとする半導体チップ14が搭載されている。また、内部配線をなすリードフレーム2aには、3つの制御IC9が搭載されている。
上記については単に本発明の原理を示すものである。さらに、多数の変形、変更が当業者にとって可能であり、本発明は上記に示し、説明した正確な構成および応用例に限定されるものではなく、対応するすべての変形例および均等物は、添付の請求項およびその均等物による本発明の範囲とみなされる。
2,2a リードフレーム
3 ケース
4a,4b 側壁部
5 中央開口部
6a 段部
6b 内面
7 絶縁基板
8 開口部
9 制御IC
10 接着剤
11 回路ブロック
12 配線パターン
13,14 半導体チップ
16,17 ボンディングワイヤ
18 注型樹脂
20 半導体モジュール
Claims (7)
- ボンディングワイヤが超音波接合される接続面を有するリードフレームと、
内部に前記リードフレームが搭載される搭載面を有し、外部に半導体チップを絶縁基板上に形成した回路ブロックが固定される固定面を有し、前記搭載面と前記固定面との間を貫通するように形成された開口部を有するケースと、
を備え、
前記開口部には、接着剤が充填されて前記リードフレームの前記接続面のある近傍箇所と前記回路ブロックとを接着していることを特徴とする半導体モジュール。 - 前記開口部は、前記リードフレームの前記接続面のない箇所と前記回路ブロックとの間にも形成されていて内部に充填された前記接着剤により前記リードフレームと前記回路ブロックとを接着していることを特徴とする請求項1記載の半導体モジュール。
- 前記接着剤は、前記回路ブロックが前記ケースの前記固定面に固定される接着剤と同じ接着剤であることを特徴とする請求項1または2記載の半導体モジュール。
- 前記接着剤は、熱伝導率が前記ケースの熱伝導率より高いことを特徴とする請求項1記載の半導体モジュール。
- 前記接着剤は、前記ケースに充填されて前記半導体チップを樹脂封止する注型樹脂と同じ樹脂であることを特徴とする請求項1記載の半導体モジュール。
- 前記接着剤は、前記ケースよりも前記リードフレームとの密着力が高いことを特徴とする請求項1記載の半導体モジュール。
- 内部にボンディングワイヤが超音波接合される接続面を有するリードフレームが搭載される搭載面と、前記搭載面に対応する外部に半導体チップを絶縁基板上に形成した回路ブロックが固定される固定面とを有するように、前記リードフレームの前記接続面の近傍箇所をその裏面よりエジェクタピンまたは押えピンで支持しながら金型に樹脂を注入してケースを成型し、
前記エジェクタピンまたは前記押えピンによって開口部が形成された前記ケースの前記固定面に前記開口部にも充填されるようにして接着剤を塗布し、
前記ケースの前記固定面に前記回路ブロックを載置して前記回路ブロックを前記ケースに固定し、
前記接着剤によって前記回路ブロックに固定された前記リードフレームの前記接続面に前記ボンディングワイヤを超音波接合する、
ことを特徴とする半導体モジュールの製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201580002346.8A CN105684147B (zh) | 2014-04-30 | 2015-02-23 | 半导体模块及其制造方法 |
JP2016515880A JP6288254B2 (ja) | 2014-04-30 | 2015-02-23 | 半導体モジュールおよびその製造方法 |
DE112015000183.2T DE112015000183B4 (de) | 2014-04-30 | 2015-02-23 | Halbleitermodul und Verfahren zu dessen Herstellung |
US15/151,453 US9837338B2 (en) | 2014-04-30 | 2016-05-10 | Semiconductor module with mounting case and method for manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014093422 | 2014-04-30 | ||
JP2014-093422 | 2014-04-30 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/151,453 Continuation US9837338B2 (en) | 2014-04-30 | 2016-05-10 | Semiconductor module with mounting case and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015166696A1 true WO2015166696A1 (ja) | 2015-11-05 |
Family
ID=54358437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/055066 WO2015166696A1 (ja) | 2014-04-30 | 2015-02-23 | 半導体モジュールおよびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9837338B2 (ja) |
JP (1) | JP6288254B2 (ja) |
CN (1) | CN105684147B (ja) |
DE (1) | DE112015000183B4 (ja) |
WO (1) | WO2015166696A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017199818A (ja) * | 2016-04-28 | 2017-11-02 | 富士電機株式会社 | 半導体装置 |
JP2020064992A (ja) * | 2018-10-18 | 2020-04-23 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2021034384A (ja) * | 2019-08-13 | 2021-03-01 | 富士電機株式会社 | 半導体装置 |
US11430707B2 (en) | 2018-09-19 | 2022-08-30 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9824980B2 (en) * | 2014-06-27 | 2017-11-21 | Nxp B.V. | Lead finger locking structure |
DE112016006381B4 (de) * | 2016-02-09 | 2024-06-20 | Mitsubishi Electric Corporation | Leistungshalbleitervorrichtung und herstellungsverfahren dafür |
WO2018012210A1 (ja) * | 2016-07-11 | 2018-01-18 | 株式会社瑞光 | 超音波溶着装置及び超音波溶着方法 |
CN109427744B (zh) * | 2017-08-22 | 2023-11-24 | 比亚迪半导体股份有限公司 | Ipm模块、车辆及ipm模块的制作方法 |
JP7038645B2 (ja) * | 2018-12-06 | 2022-03-18 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
JP7364168B2 (ja) * | 2019-02-12 | 2023-10-18 | 住友電工デバイス・イノベーション株式会社 | 半導体モジュール及び半導体デバイス収容体 |
JP7298177B2 (ja) * | 2019-02-15 | 2023-06-27 | 富士電機株式会社 | 半導体モジュール及び半導体モジュールの製造方法 |
JP7346178B2 (ja) * | 2019-09-05 | 2023-09-19 | 株式会社東芝 | 半導体装置 |
CN113113364A (zh) * | 2021-04-19 | 2021-07-13 | 深圳基本半导体有限公司 | 功率模块及其封装方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03178151A (ja) * | 1989-12-06 | 1991-08-02 | Toshiba Corp | 樹脂パッケージ型半導体装置およびその製造方法 |
JP2000500928A (ja) * | 1996-09-20 | 2000-01-25 | モトローラ・インコーポレイテッド | 液密封止を有する電子制御モジュール |
JP2004505450A (ja) * | 2000-07-25 | 2004-02-19 | エスエスアイ インコーポレイテッド | プラスチックパッケージのベース、エアキャビティ型パッケージ及びその製造方法 |
JP2004134518A (ja) * | 2002-10-09 | 2004-04-30 | Nissan Motor Co Ltd | 電子部品、電子部品の製造方法及び製造装置 |
JP2006515115A (ja) * | 2003-09-05 | 2006-05-18 | ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング | 制御装置ユニットおよび該制御装置ユニットを製作する方法 |
JP2013258321A (ja) * | 2012-06-13 | 2013-12-26 | Fuji Electric Co Ltd | 半導体装置 |
WO2014199764A1 (ja) * | 2013-06-10 | 2014-12-18 | 富士電機株式会社 | 半導体装置及びその製造方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5122858A (en) * | 1990-09-10 | 1992-06-16 | Olin Corporation | Lead frame having polymer coated surface portions |
US5313365A (en) * | 1992-06-30 | 1994-05-17 | Motorola, Inc. | Encapsulated electronic package |
JP3021070U (ja) * | 1995-07-28 | 1996-02-16 | 富士電機株式会社 | 半導体装置 |
JP3022393B2 (ja) * | 1997-04-21 | 2000-03-21 | 日本電気株式会社 | 半導体装置およびリードフレームならびに半導体装置の製造方法 |
JP3843185B2 (ja) * | 1998-10-30 | 2006-11-08 | 三菱電機株式会社 | 半導体装置 |
WO2000028589A1 (en) * | 1998-11-06 | 2000-05-18 | Festec Co., Ltd. | A plastic package having an air cavity and manufacturing method thereof |
JP2001244376A (ja) * | 2000-02-28 | 2001-09-07 | Hitachi Ltd | 半導体装置 |
US6774465B2 (en) * | 2001-10-05 | 2004-08-10 | Fairchild Korea Semiconductor, Ltd. | Semiconductor power package module |
DE102004021365A1 (de) | 2004-03-16 | 2005-10-06 | Robert Bosch Gmbh | Gehäuse für eine elektronische Schaltung und Verfahren zum Abdichten des Gehäuses |
JP2005332874A (ja) * | 2004-05-18 | 2005-12-02 | Hitachi Metals Ltd | 回路基板及びこれを用いた半導体装置 |
US20070257343A1 (en) * | 2006-05-05 | 2007-11-08 | Hauenstein Henning M | Die-on-leadframe (dol) with high voltage isolation |
JP2009038077A (ja) * | 2007-07-31 | 2009-02-19 | Yamaha Corp | プリモールドパッケージ型半導体装置及びその製造方法、モールド樹脂体、プリモールドパッケージ、マイクロフォンチップパッケージ |
JP4543089B2 (ja) * | 2008-01-11 | 2010-09-15 | 株式会社東芝 | 半導体装置 |
JP5310660B2 (ja) | 2010-07-01 | 2013-10-09 | 富士電機株式会社 | 半導体装置 |
-
2015
- 2015-02-23 DE DE112015000183.2T patent/DE112015000183B4/de active Active
- 2015-02-23 JP JP2016515880A patent/JP6288254B2/ja active Active
- 2015-02-23 WO PCT/JP2015/055066 patent/WO2015166696A1/ja active Application Filing
- 2015-02-23 CN CN201580002346.8A patent/CN105684147B/zh active Active
-
2016
- 2016-05-10 US US15/151,453 patent/US9837338B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03178151A (ja) * | 1989-12-06 | 1991-08-02 | Toshiba Corp | 樹脂パッケージ型半導体装置およびその製造方法 |
JP2000500928A (ja) * | 1996-09-20 | 2000-01-25 | モトローラ・インコーポレイテッド | 液密封止を有する電子制御モジュール |
JP2004505450A (ja) * | 2000-07-25 | 2004-02-19 | エスエスアイ インコーポレイテッド | プラスチックパッケージのベース、エアキャビティ型パッケージ及びその製造方法 |
JP2004134518A (ja) * | 2002-10-09 | 2004-04-30 | Nissan Motor Co Ltd | 電子部品、電子部品の製造方法及び製造装置 |
JP2006515115A (ja) * | 2003-09-05 | 2006-05-18 | ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング | 制御装置ユニットおよび該制御装置ユニットを製作する方法 |
JP2013258321A (ja) * | 2012-06-13 | 2013-12-26 | Fuji Electric Co Ltd | 半導体装置 |
WO2014199764A1 (ja) * | 2013-06-10 | 2014-12-18 | 富士電機株式会社 | 半導体装置及びその製造方法 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017199818A (ja) * | 2016-04-28 | 2017-11-02 | 富士電機株式会社 | 半導体装置 |
US11430707B2 (en) | 2018-09-19 | 2022-08-30 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
JP2020064992A (ja) * | 2018-10-18 | 2020-04-23 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
JP7238330B2 (ja) | 2018-10-18 | 2023-03-14 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2021034384A (ja) * | 2019-08-13 | 2021-03-01 | 富士電機株式会社 | 半導体装置 |
JP7392319B2 (ja) | 2019-08-13 | 2023-12-06 | 富士電機株式会社 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2015166696A1 (ja) | 2017-04-20 |
US20160254215A1 (en) | 2016-09-01 |
US9837338B2 (en) | 2017-12-05 |
CN105684147A (zh) | 2016-06-15 |
JP6288254B2 (ja) | 2018-03-07 |
DE112015000183T5 (de) | 2016-07-21 |
DE112015000183B4 (de) | 2022-05-05 |
CN105684147B (zh) | 2019-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6288254B2 (ja) | 半導体モジュールおよびその製造方法 | |
JP6920790B2 (ja) | インテリジェントパワーモジュール、電気自動車またはハイブリッドカー、およびインテリジェントパワーモジュールの組み立て方法 | |
JP5115595B2 (ja) | 半導体モジュールの製造方法 | |
JP5115594B2 (ja) | 半導体モジュール | |
JP5696780B2 (ja) | 半導体装置およびその製造方法 | |
WO2014103133A1 (ja) | 半導体装置 | |
US9437508B2 (en) | Method for manufacturing semiconductor device and semiconductor device | |
JP2013004765A (ja) | 半導体装置および半導体装置の製造方法 | |
JP7100569B2 (ja) | 半導体モジュール、電力変換装置および半導体モジュールの製造方法 | |
KR20170063926A (ko) | 전력용 반도체 장치 및 그 제조 방법 | |
US20150130042A1 (en) | Semiconductor module with radiation fins | |
JP4906650B2 (ja) | パワー半導体モジュール及びその製法 | |
JP7424489B2 (ja) | 冷却装置および半導体モジュール | |
KR101482839B1 (ko) | 반도체 장치 및 반도체 장치 제조 방법 | |
JP7204919B2 (ja) | パワーモジュールおよびその製造方法 | |
WO2017112863A1 (en) | Metal slugs for double-sided cooling of power module | |
JP7135293B2 (ja) | 半導体装置および半導体装置の製造方法 | |
US11582889B2 (en) | Semiconductor module and vehicle | |
JP7512659B2 (ja) | 半導体モジュール及び半導体モジュールの製造方法 | |
JP7351102B2 (ja) | 半導体装置の製造方法 | |
JPWO2019021507A1 (ja) | 半導体装置及び半導体モジュール | |
JP2022050058A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2023168849A (ja) | 半導体装置、及び、半導体装置の製造方法 | |
CN116438655A (zh) | 功率半导体模块及其制造方法以及电力转换装置 | |
KR20150049975A (ko) | 반도체 패키지 및 그 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15786106 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016515880 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112015000183 Country of ref document: DE Ref document number: 1120150001832 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15786106 Country of ref document: EP Kind code of ref document: A1 |