WO2014162952A1 - 擬似抵抗回路及び電荷検出回路 - Google Patents
擬似抵抗回路及び電荷検出回路 Download PDFInfo
- Publication number
- WO2014162952A1 WO2014162952A1 PCT/JP2014/058550 JP2014058550W WO2014162952A1 WO 2014162952 A1 WO2014162952 A1 WO 2014162952A1 JP 2014058550 W JP2014058550 W JP 2014058550W WO 2014162952 A1 WO2014162952 A1 WO 2014162952A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- effect transistor
- field effect
- voltage
- pseudo
- circuit
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
- H03F1/301—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters in MOSFET amplifiers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
- G01R29/24—Arrangements for measuring quantities of charge
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/70—Charge amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/46—One-port networks
- H03H11/53—One-port networks simulating resistances; simulating resistance multipliers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/528—Indexing scheme relating to amplifiers the temperature dependence being controlled by referencing to the band gap
Definitions
- the present invention relates to a pseudo resistance circuit and a charge detection circuit, and more particularly to a pseudo resistance circuit including a MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor) used in a weak inversion region and a charge detection circuit using the same.
- MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
- a charge output sensor which is a charge generation type sensor such as a strain gauge or an acceleration sensor using an insulating piezoelectric element has been used. Since such a charge output sensor detects minute charges, an amplifier circuit for amplifying the detection signal is required.
- Patent Document 1 relates to a detection device, a sensor, and an electronic device, and an operational amplifier having a non-inverting input terminal grounded and electrically connected in parallel between the output terminal and the inverting input terminal of the operational amplifier.
- An amplifying circuit comprising a resistance element and a capacitor are disclosed.
- Patent Document 2 discloses a gigaohm load resistor for a microelectronic integrated circuit and uses a MOSFET in a weak inversion region to obtain a high resistance element.
- the frequency range of the detection signal from the charge output sensor often extends to a low frequency region, and in such a case, the resistance value of the resistance element (feedback)
- the resistance value of the resistance element feedback
- Patent Document 2 Although it is disclosed that a high resistance element is obtained by using a MOSFET in a weak inversion region, a specific example of how to apply it to a charge detection circuit is disclosed. There is no disclosure or suggestion about the general composition.
- the resistance value of the MOSFET in the weak inversion region of the MOSFET varies exponentially according to factors such as the oxide film capacitance of the MOSFET, the threshold voltage, and temperature. It is very sensitive to variations in the manufacturing process of MOSFETs and changes in power supply voltage and temperature.
- the resistance value of the MOSFET in the weak inversion region varies exponentially in accordance with not only the gate voltage but also the drain voltage and source voltage.
- the MOSFET when the MOSFET is operated in the weak inversion region and applied to the charge detection circuit as a pseudo resistance element, an additional gate voltage adjustment circuit is required to adjust the resistance value of the MOSFET, that is, the pseudo resistance value.
- the pseudo-resistance value also fluctuates when the drain-source voltage of the MOSFET changes, the non-linearity as a resistance element is strong, and waveform distortion occurs in the output signal due to fluctuations in the power supply voltage etc. Can be considered.
- the present invention has been made through the above examination, and eliminates the necessity of providing an additional adjustment circuit for adjusting the pseudo resistance value of the field effect transistor, and is caused by fluctuations in the power supply voltage of the field effect transistor.
- An object of the present invention is to provide a pseudo resistance circuit capable of reducing waveform distortion and a charge detection circuit using the same.
- the present invention provides a first field effect transistor, a second field effect transistor having an electric characteristic matched with the electric characteristic of the first field effect transistor, a reference resistance, and the like.
- a voltage dividing circuit in which one end of the element and a source terminal of the second field effect transistor are electrically connected; an inverting input terminal; a non-inverting input terminal; and a gate terminal of the first field effect transistor;
- An output terminal electrically connected to a gate terminal of the second field effect transistor, and a midpoint voltage of the voltage dividing circuit is input to a corresponding one of the inverting input terminal and the non-inverting input terminal;
- a first operational amplifier in which a reference voltage is input to the other corresponding one of the inverting input terminal and the non-inverting input terminal, and the other end of the reference resistance element, And a second operational amplifier for inputting a voltage obtained by inverting and amplifying the drain voltage of the drain terminal of the first field effect transistor electrically connected to the drain terminal of the second field
- the inverting input terminal, the non-inverting input terminal, the gate terminal of the first field effect transistor, and the output terminal electrically connected to the gate terminal of the second field effect transistor are provided.
- the first half voltage is input to the corresponding one of the inverting input terminal and the non-inverting input terminal, and the reference voltage is input to the other corresponding one of the inverting input terminal and the non-inverting input terminal.
- the present invention provides a drain of the first field effect transistor with respect to an input side terminal of the second operational amplifier and the drain terminal of the second field effect transistor. It is a second aspect that an absolute value circuit for inputting an absolute voltage of the voltage is further provided.
- the absolute value for inputting the absolute value voltage of the drain voltage of the first field effect transistor to the input side terminal and the second field effect transistor drain terminal of the second operational amplifier By providing the circuit, the drain voltage of the first field effect transistor is converted into an absolute value voltage. Thereby, in order to give a positive voltage to the drain terminal of the second field effect transistor and the input side terminal of the second operational amplifier, the pseudo resistance value of the first field effect transistor becomes a predetermined value. Maintained stably.
- the present invention provides the drain terminal of the second field effect transistor electrically connected to the input terminal of the second operational amplifier, and the first electric field.
- a third aspect is that a first voltage source is further provided between the drain terminal of the effect transistor.
- the drain terminal of the second field effect transistor electrically connected to the input terminal of the second operational amplifier and the drain terminal of the first field effect transistor.
- the present invention has a fourth aspect in which the first voltage source is a floating voltage source including a PTAT current source and a resistance element.
- the first voltage source is a floating voltage source including a PTAT current source and a resistance element
- the thermal voltage related to the drain voltage in the pseudo resistance value of the first field effect transistor By canceling out the fluctuations caused by the fluctuations, the pseudo-resistance value of the first field effect transistor can be adjusted and its temperature dependency is reduced.
- the present invention further electrically connects the gate terminal of the first field effect transistor and the gate terminal of the second field effect transistor. It is a fifth aspect that the electrical wiring connected to is further provided with a second voltage source.
- the second voltage source having a predetermined voltage is provided in the electrical wiring that electrically connects the gate terminal of the first field effect transistor and the gate terminal of the second field effect transistor.
- the voltage is used to adjust the gate voltage of the first field-effect transistor to be typically reduced, and the pseudo-resistance value of the first field-effect transistor is typically set to a larger value. Adjustable.
- the present invention has a sixth aspect in which the second voltage source is a floating voltage source including a PTAT current source and a resistance element.
- the floating voltage source is provided in the electrical wiring that electrically connects the gate terminal of the first field effect transistor and the gate terminal of the second field effect transistor, so that the temperature is maintained.
- the present invention provides the pseudo-resistance circuit according to any one of the first to sixth aspects, an inverting input terminal electrically connected to a source terminal of the first field effect transistor, and a reference voltage input
- a third operational amplifier having a non-inverting input terminal and an output terminal electrically connected to the drain terminal of the first field effect transistor; the inverting input terminal of the third operational amplifier;
- a capacitor electrically connected between the output terminal of the third operational amplifier and between the source terminal S of the first field effect transistor and the drain terminal of the first field effect transistor;
- a seventh aspect is a charge detection circuit including the above.
- the output signal of the charge detection circuit has a waveform caused by the non-linearity of the pseudo resistance circuit. Distortion is reduced.
- the pseudo resistance value of the first field effect transistor exhibits a relatively large value, the detection signal in the low frequency region from the charge output sensor is also reliably amplified by the third operational amplifier to detect the charge. Output from the circuit.
- the first field effect transistor and the second field effect transistor having electrical characteristics matched with the electrical characteristics of the first field effect transistor.
- a voltage dividing circuit in which one end of the reference resistance element and a source terminal of the second field effect transistor are electrically connected, an inverting input terminal, a non-inverting input terminal, and a gate of the first field effect transistor
- An output terminal electrically connected to the terminal and the gate terminal of the second field effect transistor, the midpoint voltage of the voltage divider circuit is input to a corresponding one of the inverting input terminal and the non-inverting input terminal
- a first operational amplifier in which a reference voltage is input to the other corresponding one of the inverting input terminal and the non-inverting input terminal, and a second field effect transistor with respect to the other end of the reference resistance element
- a second operational amplifier that inputs a voltage obtained by inverting and amplifying the drain voltage of the drain terminal of the first field effect transistor electrically connected to the drain terminal
- the drain voltage of the first field effect transistor is set to the input terminal of the second operational amplifier and the drain terminal of the second field effect transistor.
- the absolute value circuit for inputting the absolute value voltage the drain voltage of the first field effect transistor can be converted into the absolute value voltage, whereby the drain terminal of the second field effect transistor and the second Since a positive voltage can be applied to the input side terminal of the operational amplifier, the pseudo resistance value of the first field effect transistor can be stably maintained at a predetermined value.
- the drain terminal of the second field effect transistor electrically connected to the input terminal of the second operational amplifier, and the first field effect transistor
- the first voltage source is a floating voltage source including a PTAT current source and a resistance element, so that the pseudo resistance of the first field effect transistor is obtained.
- the pseudo resistance value of the first field effect transistor can be adjusted and its temperature dependence can be reduced.
- the second voltage is applied to the electrical wiring that electrically connects the gate terminal of the first field effect transistor and the gate terminal of the second field effect transistor.
- a source typically a DC voltage source of a predetermined voltage
- the voltage can be used to adjust the gate voltage of the first field effect transistor to typically decrease,
- the pseudo resistance value of the first field effect transistor can be adjusted to a larger value typically.
- the floating voltage source is connected to the electrical wiring that electrically connects the gate terminal of the first field effect transistor and the gate terminal of the second field effect transistor.
- the gate voltage of the first field effect transistor can be adjusted using the output voltage proportional to the temperature, and the fluctuation of the thermal voltage related to the gate voltage in the pseudo resistance value of the first field effect transistor By canceling out the fluctuation caused by, the pseudo resistance value of the first field effect transistor can be adjusted and its temperature dependence can be reduced.
- the pseudo-resistance circuit according to any one of the first to sixth aspects is electrically connected to the source terminal of the first field effect transistor.
- a third operational amplifier having an inverting input terminal, a non-inverting input terminal to which a reference voltage is input, and an output terminal electrically connected to the drain terminal of the first field effect transistor;
- a capacitor electrically connected between the inverting input terminal and the output terminal of the third operational amplifier, and between the source terminal S of the first field effect transistor and the drain terminal of the first field effect transistor;
- the output signal of the charge detection circuit in which the waveform distortion caused by the non-linearity of the pseudo resistance value is reduced in combination with the effect of the pseudo resistance circuit according to any one of the first to fourth aspects.
- Rukoto can.
- the detection signal in the low frequency region from the charge output sensor is also reliably amplified by the third operational amplifier. Can be output from the charge detection circuit. Further, the charge detection circuit including the pseudo resistance circuit as described above can be easily integrated.
- FIG. 1 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the first embodiment of the present invention.
- FIG. 2 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 3 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the second embodiment of the present invention.
- FIG. 4 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit in the present embodiment is applied.
- FIG. 5 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the third embodiment of the present invention.
- FIG. 6 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit in the present embodiment is applied.
- FIG. 1 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the first embodiment of the present invention.
- FIG. 2 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 7 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the fourth embodiment of the present invention.
- FIG. 8 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 9 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the fifth embodiment of the present invention.
- FIG. 10 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 11 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the sixth embodiment of the present invention.
- FIG. 12 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit in the present embodiment is applied.
- FIG. 13 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the seventh embodiment of the present invention.
- FIG. 14 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- FIG. 15 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the eighth embodiment of the present invention.
- FIG. 16 is a circuit diagram illustrating a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 17 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the ninth embodiment of the present invention.
- FIG. 18 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 19 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the tenth embodiment of the present invention.
- FIG. 20 is a circuit diagram illustrating a configuration of a charge detection circuit to which the pseudo resistance circuit according to the present embodiment is applied.
- FIG. 21 is a circuit diagram showing a configuration of a pseudo resistance circuit according to the eleventh embodiment of the present invention.
- FIG. 22 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit in the present embodiment is applied.
- FIG. 1 is a circuit diagram showing a configuration of a pseudo resistance circuit in the present embodiment.
- FIG. 2 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 1 in this embodiment includes a first field effect transistor Ma and a distortion compensation bias source that reduces waveform distortion caused by fluctuations in the resistance value of the first field effect transistor Ma. 2 is provided.
- the first field effect transistor Ma is typically a MOSFET, and is assumed to be composed of an n-type MOSFET.
- the first field effect transistor Ma functions as a pseudo resistance element by operating in the weak inversion region. That is, the resistance value of the first field effect transistor Ma is a pseudo resistance value in the weak inversion region.
- the source terminal S of the first field effect transistor Ma is electrically connected to a reference voltage terminal for applying a reference voltage such as a ground terminal.
- the drain terminal D of the first field effect transistor Ma is a terminal whose voltage is the drain voltage Vo, and the drain terminal D and the second terminal of the second field effect transistor Mb in the strain compensation bias source 2 described later in detail. It is electrically connected to the input side terminal of the operational amplifier OP2.
- the gate terminal G of the first field effect transistor Ma is electrically connected to the output terminal of the first operational amplifier OP1 in the distortion compensation bias source 2 described later in detail and the gate terminal G of the second field effect transistor Mb. It is connected to the.
- the distortion compensation bias source 2 includes a voltage dividing circuit 21, a second field effect transistor Mb, a first operational amplifier OP1, and a second operational amplifier OP2.
- the voltage dividing circuit 21 is configured by a circuit in which the reference resistance element Rstd and the second field effect transistor Mb are electrically connected.
- One end of the reference resistance element Rstd is electrically connected to the output-side terminal of the second operational amplifier OP2, and the other end of the reference resistance element Rstd is connected to the second field effect transistor Mb.
- the source terminal S is electrically connected.
- the electrical characteristics of the second field effect transistor Mb are matched with the electrical characteristics of the first field effect transistor Ma.
- the second field effect transistor Mb is typically fabricated with the same physical configuration by the same series of steps on the same wafer as the first field effect transistor Ma. It is. That is, the second field effect transistor Mb has the same polarity as the first field effect transistor, and is typically a MOSFET, and is configured by an n-type MOSFET.
- the second field effect transistor Mb is operated in the weak inversion region, and the resistance value of the second field effect transistor Mb is in the weak inversion region. This is a pseudo resistance value.
- the source terminal S of the second field effect transistor Mb is electrically connected to the other end of the reference resistance element Rstd.
- the drain terminal D of the second field effect transistor Mb is electrically connected to the output side terminal of the second operational amplifier OP2.
- the gate terminal G of the second field effect transistor Mb is electrically connected to the output terminal of the first operational amplifier OP1 and the gate terminal G of the first field effect transistor Ma.
- the first operational amplifier OP1 includes an inverting input terminal ( ⁇ ), a non-inverting input terminal (+), and an output terminal.
- the inverting input terminal ( ⁇ ) of the first operational amplifier OP1 is between one end of the reference resistance element Rstd and the source terminal S of the second field effect transistor Mb, that is, the voltage dividing circuit 21. Is electrically connected to the midpoint voltage.
- the non-inverting input terminal (+) of the first operational amplifier OP1 is electrically connected to a reference voltage terminal that provides a predetermined reference voltage such as a ground terminal.
- the output terminal of the first operational amplifier OP1 is electrically connected to the gate terminal G of the first field effect transistor Ma and the gate terminal G of the second field effect transistor Mb.
- the second operational amplifier OP2 has a function of inverting and amplifying the input voltage, and amplifies the input voltage at a predetermined negative amplification factor such as ⁇ 1. Note that detailed illustration of the electrical connection configuration of each terminal of the second operational amplifier OP2 is omitted, and the respective terminals are abbreviated as an input side terminal and an output side terminal.
- drain terminal D of the first field effect transistor Ma and the drain terminal D of the second field effect transistor Mb are electrically connected to the input side terminal of the second operational amplifier OP2, and the drain voltage Vo is applied.
- the output side terminal of the second operational amplifier OP2 is electrically connected to one end of the reference resistance element Rstd.
- a portion on the electrical wiring that electrically connects one end of the reference resistance element Rstd and the output side terminal of the second operational amplifier OP2 is indicated by a node N1.
- the non-inverting input terminal (+) of the first operational amplifier OP1 is electrically connected to a reference voltage terminal such as a ground terminal, and the amplification factor of the second operational amplifier OP2 Is a negative magnification such as ⁇ 1, the drain voltage Vo of the first field effect transistor Ma is a positive voltage, and the voltage of the gate terminal G of the first field effect transistor Ma and the first voltage
- the voltage of the gate terminal G of the second field effect transistor Mb is higher than a predetermined value, that is, when these pseudo resistance values are smaller than the predetermined value, the operation of the pseudo resistance circuit 1 is examined. .
- the positive voltage is input to the inverting input terminal ( ⁇ ) of the first operational amplifier OP1 in response to the voltage at the node N2 being a positive value that is smaller than the drain voltage Vo. Is done. For this reason, when the output voltage of the first operational amplifier OP1 is lowered, the voltage of the node N3 is lowered, the gate voltage of the second field effect transistor Mb is lowered, and the second field effect transistor Mb is simulated. Resistance value increases. As a result, the voltage at the node N2 decreases.
- the negative feedback is continuously applied by the first operational amplifier OP1, so that the voltage at the node N2 is stabilized to become the reference voltage.
- the output voltage of the first operational amplifier OP1 is stabilized, so that the voltage at the node N3 is stabilized and the gate voltage of the first field effect transistor Ma is stabilized at a predetermined value.
- the pseudo resistance value of the first field effect transistor Ma gradually increases and finally becomes stable at a predetermined value.
- the voltage of the gate terminal G of the first field effect transistor Ma and the voltage of the gate terminal G of the second field effect transistor Mb are lower than a predetermined value, that is, these pseudo resistance values are lower than the predetermined value.
- the pseudo resistance value of the first field effect transistor Ma is finally stabilized at a predetermined value.
- the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value.
- the charge detection circuit 100 includes a pseudo resistance circuit 1, a third operational amplifier OP3, and a capacitor Cf.
- the non-inverting input terminal (+) of the third operational amplifier OP3 is electrically connected to a reference voltage terminal such as a ground terminal.
- the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 is electrically connected to the source terminal S of the first field effect transistor Ma.
- the output terminal of the third operational amplifier OP3 is electrically connected to the drain terminal D of the first field effect transistor Ma.
- the capacitor Cf is electrically connected in parallel between the output terminal of the third operational amplifier OP3 and its inverting input terminal ( ⁇ ), and between the source terminal S and the drain terminal D of the first field effect transistor Ma. Connected.
- a detection signal from a charge output sensor is input to the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 and output as an amplified signal. Is done.
- the pseudo resistance circuit 1 since the pseudo resistance value of the first field effect transistor Ma is stable at a predetermined value, the charge output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3. In the output signal of the detection circuit 100, waveform distortion due to the nonlinearity of the pseudo resistance value is reduced. In addition, since the pseudo resistance value of the first field effect transistor Ma can take a relatively large value, the detection signal in the low frequency region from the charge output sensor is also reliably amplified by the third operational amplifier OP3. And output from the charge detection circuit 100. Further, the charge detection circuit 100 including the pseudo resistance circuit 1 as described above can be easily integrated.
- FIG. 3 is a circuit diagram showing the configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 4 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 10 and the charge detection circuit 200 using the pseudo resistance circuit 10 in the present embodiment the pseudo resistance circuit 1 in the first embodiment and the charge detection circuit 100 using the pseudo resistance circuit 1 are used.
- the configuration in which the absolute value circuit 3 is added is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo-resistance circuit 10 in the present embodiment is further different from the pseudo-resistance circuit 1 in the first embodiment in that the drain terminal D of the first field effect transistor Ma and the second field effect.
- An absolute value circuit 3 is provided between the drain terminal D of the transistor Mb.
- the pseudo resistance circuit 10 in the present embodiment is provided with the absolute value circuit 3 in order to cope with the following phenomenon.
- the node N2 Is negative, and a negative voltage is input to the inverting input terminal ( ⁇ ) of the first operational amplifier OP1.
- the output voltage of the first operational amplifier OP1 increases, the voltage of the node N3 increases, the gate voltage of the second field effect transistor Mb increases, and the pseudo of the second field effect transistor Mb increases. Resistance value will fall. As a result, the voltage at the node N2 further decreases.
- the feedback is continuously applied by the first operational amplifier OP1, so that the voltage at the node N2 is reduced to a negative value, and the output voltage of the first operational amplifier OP1 is further increased, so that the node N3 is increased.
- the gate voltage of the second field effect transistor Mb continues to increase.
- a positive feedback is applied, and the pseudo resistance value of the second field effect transistor Mb continues to decrease, resulting in a phenomenon that is not stable at all.
- the absolute value circuit 3 is provided, so that the voltage is set to a positive value even when the drain voltage Vo of the first field effect transistor Ma is a negative value. Convert.
- a positive voltage can be applied to the drain terminal D of the second field effect transistor Mb and the input side terminal of the second operational amplifier OP2 as in the first embodiment.
- the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value, similarly to the pseudo resistance circuit 1 in the first embodiment. It will be.
- the charge detection circuit 200 in the present embodiment is similar to the charge detection circuit 100 in the first embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the absolute value circuit 3 is provided, so that even when the drain voltage Vo of the first field effect transistor Ma is a negative value, the voltage is set to a positive value. Therefore, similarly to the pseudo resistance circuit 1 in the first embodiment, the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value.
- the charge detection circuit 200 in the present embodiment output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3, as in the charge detection circuit 100 in the first embodiment.
- the output signal waveform distortion due to the nonlinearity of the pseudo resistance value is reduced.
- the pseudo resistance value of the first field effect transistor Ma can take a relatively large value, the detection signal in the low frequency region from the charge output sensor is also used as the charge detection circuit 100 in the first embodiment. In the same manner as described above, the signal is reliably amplified by the third operational amplifier OP3 and output from the charge detection circuit 200.
- FIG. 5 is a circuit diagram showing the configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 6 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 10 in the second embodiment and the charge detection circuit 200 using the pseudo resistance circuit 20 are used.
- the configuration in which the DC voltage source 4 is added is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo-resistance circuit 20 in the present embodiment is further different from the pseudo-resistance circuit 10 in the second embodiment in that the gate terminal G of the first field effect transistor Ma and the second field effect.
- a DC voltage source 4 having a predetermined voltage is provided on the electric wiring L1 that electrically connects the gate terminal G of the transistor Mb.
- the negative terminal of the DC voltage source 4 is electrically connected to the gate terminal G of the first field effect transistor Ma, and the positive terminal of the DC voltage source 4 is the gate of the second field effect transistor Mb. It is electrically connected to the terminal G.
- the voltage can be used to adjust the gate voltage of the first field effect transistor Ma to be lowered.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value.
- the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value, as in the pseudo resistance circuit 10 in the second embodiment.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value.
- the charge detection circuit 300 in the present embodiment is similar to the charge detection circuit 200 in the second embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the pseudo-resistance circuit 20 in the present embodiment as in the pseudo-resistance circuit 10 in the second embodiment, even when the drain voltage Vo of the first field effect transistor Ma is a negative value, the voltage Is converted into a positive value, the drain voltage Vo of the first field effect transistor Ma, that is, the non-linearity of the pseudo resistance value of the output waveform output from the drain terminal D of the first field effect transistor Ma.
- the provision of the DC voltage source 4 makes it possible to adjust the pseudo resistance value of the first field effect transistor Ma to a larger value.
- the charge detection circuit 300 according to the second embodiment is included in the output signal of the charge detection circuit 300 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3.
- the charge detection circuit 300 according to the second embodiment is included in the output signal of the charge detection circuit 300 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3.
- the DC voltage source 4 is electrically connected to the gate terminal G of the first field effect transistor Ma and the DC voltage source 4 as necessary. May be electrically connected to the gate terminal G of the second field effect transistor Mb so that the pseudo resistance value of the first field effect transistor Ma can be adjusted to a smaller value.
- the DC voltage source 4 in the present embodiment can be applied to the pseudo resistance circuit 1 in the first embodiment and the charge detection circuit 100 using the same.
- FIG. 7 is a circuit diagram showing the configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 8 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 20 in the third embodiment and the charge detection circuit 300 using the pseudo resistance circuit 30 are used.
- the configuration in which the DC voltage source 4 is replaced with the floating voltage source 5 is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 30 in the present embodiment is different from the pseudo resistance circuit 20 in the third embodiment in that a PTAT (Proportional To Absolute Temperature) current source 51 is used instead of the DC voltage source 4.
- a floating voltage source 5 including a resistance element R is provided.
- the output terminal of the PTAT current source 51 is electrically connected to one end of the resistance element R and the gate terminal G of the first field effect transistor Ma.
- the other end of the resistance element R is electrically connected to the gate terminal G of the second field effect transistor Mb.
- the gate voltage of the first field effect transistor Ma can be adjusted using an output voltage proportional to the temperature.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage in the pseudo resistance value of the first field effect transistor Ma.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value or the like, as in the pseudo resistance circuit 20 in the third embodiment.
- the provision of the floating voltage source 5 allows the first field effect transistor Ma to be simulated so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage in the pseudo resistance value of the first field effect transistor Ma.
- the resistance value can be adjusted to reduce its temperature dependence.
- the internal circuit of the PTAT current source 51 shown in FIG. 7 is shown as an example, and the internal circuit of the PTAT current source is not limited to this, and other known configurations can be adopted. It is.
- the charge detection circuit 400 in the present embodiment is similar to the charge detection circuit 300 in the third embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value or the like, similarly to the pseudo resistance circuit 20 in the third embodiment.
- the provision of the floating voltage source 5 allows the first field effect transistor Ma to be simulated so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage in the pseudo resistance value of the first field effect transistor Ma. The temperature dependence is reduced by making the resistance value adjustable.
- the output signal of the charge detection circuit 400 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 is the charge detection circuit 300 in the third embodiment.
- the detection signal in the lower frequency region from the charge output sensor is reliably amplified by the third operational amplifier OP3 and output in a form in which the waveform distortion due to the non-linearity of the pseudo resistance value is reduced.
- the temperature dependency is reduced as compared with the charge detection circuit 300 in the third embodiment.
- the floating voltage source 5 in this embodiment can be applied to the pseudo-resistance circuit 1 in the first embodiment and the charge detection circuit 100 using the same.
- the configuration provided with the absolute value circuit 3 has been described.
- the absolute value circuit 3 can be replaced with a floating voltage source. Therefore, the fifth and subsequent embodiments having a configuration in which the absolute value circuit 3 is replaced with a floating voltage source will be described in detail with reference to the drawings as appropriate.
- FIG. 9 is a circuit diagram showing the configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 10 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 40 and the charge detection circuit 500 using the pseudo resistance circuit 40 in the present embodiment the pseudo resistance circuit 10 and the charge detection circuit 200 using the pseudo resistance circuit 10 in the second embodiment are used.
- the configuration in which the absolute value circuit 3 is replaced with the floating voltage source 6 is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 40 in the present embodiment is different from the pseudo resistance circuit 10 in the second embodiment in that the drain terminal D of the first field effect transistor Ma and the second field effect transistor Mb are.
- a floating voltage source 6 is provided in place of the absolute value circuit 3 provided between the drain terminal D and the drain terminal D.
- the configuration of the floating voltage source (drain side floating voltage source) 6 is the same as the configuration of the floating voltage source (gate side floating voltage source) 5 described in the fourth embodiment.
- the floating voltage source 6 is provided in the same manner as in the case where the absolute value circuit 3 is provided in the pseudo resistance circuit 10 in the second embodiment. Even when the drain voltage Vo of the first field effect transistor Ma is a negative value, the voltage is set to a positive value and applied to the drain terminal D of the second field effect transistor Mb and the input side terminal of the second operational amplifier OP2. On the other hand, it is for giving a positive voltage as in the second embodiment.
- the negative terminal of the floating voltage source 6 is electrically connected to the drain terminal D of the first field effect transistor Ma
- the positive terminal of the floating voltage source 6 is the drain of the second field effect transistor Mb. It is electrically connected to the terminal D.
- the specific configuration of the floating voltage source 6 is the same as the configuration of the floating voltage source 5 described in the fourth embodiment, and detailed illustration is omitted, but as described in the fourth embodiment as an example, A PTAT current source and a resistance element are provided. That is, the output terminal of the PTAT current source is electrically connected to one end of the resistance element and the drain terminal D of the first field effect transistor Ma, and the other terminal of the resistance element The end portion is electrically connected to the drain terminal D of the second field effect transistor Mb.
- the voltage value Voff of the floating voltage source 6 needs to be set to a positive value larger than the maximum value Vmax of the amplitude of the drain voltage Vo of the first field effect transistor Ma (Voff> Vmax). ).
- a positive voltage can be applied to the drain terminal D of the second field-effect transistor Mb and the input-side terminal of the second operational amplifier OP2 as in the second embodiment. Can do.
- the pseudo resistance value of the first field effect transistor Ma is not only a value obtained by normalizing the gate voltage of the first field effect transistor Ma with the thermal voltage, but also the drain voltage thereof is normalized with the thermal voltage. Since the value varies exponentially with respect to the value, the drain voltage of the first field-effect transistor Ma can be adjusted by providing the floating voltage source 6 that outputs a voltage value proportional to the thermal voltage. The pseudo-resistance value of the first field-effect transistor Ma can be adjusted so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage in the pseudo-resistance value of the first field-effect transistor Ma.
- the drain terminal D of the second field effect transistor Mb and the input side terminal of the second operational amplifier OP2 are the same as those in the second embodiment.
- the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value, similarly to the pseudo resistance circuit 10 in the second embodiment.
- the first field-effect transistor Ma has a first resistance so as to cancel out fluctuations caused by fluctuations in the thermal voltage related to the drain voltage in the pseudo-resistance value.
- the pseudo resistance value of the field effect transistor Ma can be adjusted to reduce its temperature dependency.
- the charge detection circuit 500 in the present embodiment is similar to the charge detection circuit 200 in the second embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the floating voltage source 6 is provided, so that even when the drain voltage Vo of the first field effect transistor Ma is a negative value, the voltage is set to a positive value. Since the pseudo-resistance value of the first field-effect transistor Ma is stably maintained at a predetermined value as in the pseudo-resistance circuit 1 in the first embodiment, the By providing the voltage source 6, the pseudo resistance value of the first field effect transistor Ma is canceled so as to cancel out the fluctuation due to the fluctuation of the thermal voltage related to the drain voltage in the pseudo resistance value of the first field effect transistor Ma. Is adjustable, and its temperature dependency is reduced.
- the output signal of the charge detection circuit 500 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 is the charge detection circuit 200 according to the second embodiment.
- the detection signal in the lower frequency region from the charge output sensor is reliably amplified and output by the third operational amplifier OP3 in a manner in which waveform distortion caused by the nonlinearity of the pseudo resistance value is reduced. Will be.
- a DC voltage source whose voltage satisfies Voff> Vmax can be provided instead of the floating voltage source 6 in the present embodiment.
- the fluctuation due to the fluctuation of the thermal voltage related to the drain voltage in the pseudo resistance value of the first field effect transistor Ma cannot be canceled, but the drain voltage Vo of the first field effect transistor Ma is negative.
- the voltage can be converted to a positive value even when the value is equal to the second value, and the second implementation is performed with respect to the drain terminal D of the second field effect transistor Mb and the input side terminal of the second operational amplifier OP2.
- a positive voltage can be applied as in the embodiment.
- FIG. 11 is a circuit diagram showing a configuration of a pseudo resistance circuit in the present embodiment.
- FIG. 12 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 40 in the fifth embodiment and the charge detection circuit 500 using the pseudo resistance circuit 50 are used.
- the configuration in which the DC voltage source 4 is added is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 50 in the present embodiment is further different from the pseudo resistance circuit 40 in the fifth embodiment in that the gate terminal G of the first field effect transistor Ma and the second field effect are added.
- a DC voltage source 4 is provided on the electric wiring L1 that electrically connects the gate terminal G of the transistor Mb.
- the configuration of the DC voltage source 4 is the same as that in the third embodiment.
- the voltage is used to adjust the gate voltage of the first field effect transistor Ma to be lowered.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value.
- the pseudo-resistance value of the first field-effect transistor Ma is equal to that of the first field-effect transistor Ma, as in the pseudo-resistance circuit 40 in the fifth embodiment.
- the first electric field The pseudo resistance value of the effect transistor Ma can be adjusted to a larger value.
- the charge detection circuit 600 in the present embodiment is similar to the charge detection circuit 500 in the fifth embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the pseudo-resistance circuit 50 as in the pseudo-resistance circuit 40 according to the fifth embodiment, even when the drain voltage Vo of the first field effect transistor Ma is a negative value, the voltage Is converted to a positive value, and the pseudo-resistance of the first field-effect transistor Ma is canceled so as to cancel out the fluctuation due to the fluctuation of the thermal voltage related to the drain voltage in the pseudo-resistance value of the first field-effect transistor Ma.
- the drain voltage Vo of the first field effect transistor Ma that is, the pseudo waveform of the output waveform output from the drain terminal D of the first field effect transistor Ma
- the DC voltage source 4 is provided. , It is freely adjust the pseudo-resistance of the first field effect transistor Ma to a larger value.
- the charge detection circuit 600 according to the fifth embodiment is included in the output signal of the charge detection circuit 600 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3. Similar to 500, the waveform distortion caused by the non-linearity and temperature dependence of the pseudo resistance value is reduced, and in addition to the charge detection circuit 500 in the fifth embodiment, the distortion from the charge output sensor is lower.
- the detection signal in the frequency domain is also reliably amplified by the third operational amplifier OP3 and output from the charge detection circuit 600.
- FIG. 13 is a circuit diagram showing a configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 14 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 60 and the charge detection circuit 700 using the pseudo resistance circuit 60 in the present embodiment the pseudo resistance circuit 50 in the sixth embodiment and the charge detection circuit 600 using the pseudo resistance circuit 60 are used.
- the configuration in which the DC voltage source 4 is replaced with the floating voltage source 5 is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 60 in this embodiment includes a PTAT current source 51 and a resistance element R instead of the DC voltage source 4 with respect to the pseudo resistance circuit 50 in the sixth embodiment.
- a floating voltage source 5 is provided.
- the configuration of the floating voltage source (gate side floating voltage source) 5 is the same as that in the fourth embodiment.
- the gate voltage of the first field effect transistor Ma is adjusted using an output voltage proportional to the temperature.
- the pseudo-resistance value of the first field-effect transistor Ma can be adjusted so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage in the pseudo-resistance value of the first field-effect transistor Ma.
- the pseudo resistance value of the first field effect transistor Ma is equal to that of the first field effect transistor Ma, as in the pseudo resistance circuit 50 in the sixth embodiment.
- the resistance value can be adjusted so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage with respect to the drain voltage, the temperature dependence thereof can be stably maintained at a predetermined value, and the first field effect transistor Ma can be maintained.
- the provision of the floating voltage source 5 results in fluctuations in the thermal voltage related to the gate voltage in the pseudo-resistance value of the first field effect transistor Ma.
- the pseudo-resistance value of the first field effect transistor Ma can be adjusted so as to cancel out the fluctuation, and its temperature dependency is reduced.
- the charge detection circuit 700 in the present embodiment is similar to the charge detection circuit 600 in the sixth embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value or the like, as in the pseudo resistance circuit 50 in the sixth embodiment.
- the first field effect transistor is arranged so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage related to the gate voltage in the pseudo resistance value of the first field effect transistor Ma.
- the pseudo resistance value of Ma is adjustable, and its temperature dependency is reduced.
- the output signal of the charge detection circuit 700 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 is the charge detection circuit 600 in the sixth embodiment.
- the detection signal in the lower frequency region from the charge output sensor is reliably amplified by the third operational amplifier OP3, and the waveform distortion due to the non-linearity and temperature dependence of the pseudo resistance value is reduced.
- the temperature dependency thereof is further reduced as compared with the charge detection circuit 600 in the sixth embodiment.
- the drain voltage Vo of the first field effect transistor Ma is a positive voltage
- the drain voltage Vo of the first field effect transistor Ma is a negative voltage.
- the pseudo-resistance circuit and the charge detection circuit using the pseudo-resistance circuit according to each embodiment of the present invention relating to the case where the drain voltage Vo of the first field effect transistor Ma is a negative voltage will be described below. This will be described in detail.
- FIG. 15 is a circuit diagram showing the configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 16 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 1 in the first embodiment and the charge detection circuit 100 using the pseudo resistance circuit 1 are used.
- the main difference is that the drain voltage Vo of the first field effect transistor Ma is a negative voltage, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the inverting input of the first operational amplifier OP1 corresponds to the fact that the drain voltage Vo of the first field effect transistor Ma is a negative voltage.
- the electrical connection relationship between the terminal ( ⁇ ) and the non-inverting input terminal (+) is different from that of the pseudo-resistance circuit 1 in the first embodiment.
- the inverting input terminal ( ⁇ ) of the first operational amplifier OP1 is electrically connected to a reference voltage terminal that provides a predetermined reference voltage such as a ground terminal, and the non-inverting terminal of the first operational amplifier OP1.
- the input terminal (+) is electrically connected to the node N2 between one end of the reference resistance element Rstd and the source terminal S of the second field effect transistor Mb, that is, the midpoint voltage of the voltage dividing circuit 21. It is connected.
- the output terminal of the first operational amplifier OP1 is the gate terminal G of the first field effect transistor Ma and the gate terminal of the second field effect transistor Mb, as in the pseudo-resistance circuit 1 in the first embodiment. It is electrically connected to G at node N3.
- the voltage of the gate terminal G of the first field effect transistor Ma and the voltage of the gate terminal G of the second field effect transistor Mb are the same as those in the first embodiment.
- the pseudo resistance value is higher than the predetermined value, that is, when these pseudo resistance values are smaller than the predetermined value, the operation of the pseudo resistance circuit 70 will be considered.
- the voltage at the node N2 becomes a value between the reference voltage and the drain voltage Vo, that is, a negative value, so that the non-inverting input terminal (+) of the first operational amplifier OP1 has a negative value. Negative voltage is input. For this reason, when the output voltage of the first operational amplifier OP1 is lowered, the voltage of the node N3 is lowered, the gate voltage of the second field effect transistor Mb is lowered, and the second field effect transistor Mb is simulated. Resistance value increases. As a result, the voltage at the node N2 decreases.
- the negative feedback is continuously applied by the first operational amplifier OP1, so that the voltage at the node N2 is stabilized to become the reference voltage.
- the output voltage of the first operational amplifier OP1 is stabilized, so that the voltage at the node N3 is stabilized and the gate voltage of the first field effect transistor Ma is stabilized at a predetermined value.
- the pseudo resistance value of the first field-effect transistor Ma gradually increases by the negative feedback operation of the first operational amplifier OP1, and finally becomes a predetermined value. Will be stable.
- the voltage of the gate terminal G of the first field effect transistor Ma and the voltage of the gate terminal G of the second field effect transistor Mb are lower than a predetermined value, that is, these pseudo resistance values are lower than the predetermined value.
- the pseudo resistance value of the first field effect transistor Ma is finally stabilized at a predetermined value.
- the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value.
- the charge detection circuit 800 includes a third operational amplifier OP3 and a capacitor Cf in the same manner as the charge detection circuit 100 in the first embodiment. .
- a detection signal from a charge output sensor is sent to the inverting input terminal ( ⁇ ) Is output as an amplified signal.
- the pseudo resistance circuit 70 since the pseudo resistance value of the first field effect transistor Ma is stable at a predetermined value, the charge output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3. In the output signal of the detection circuit 800, waveform distortion due to the nonlinearity of the pseudo resistance value is reduced. In addition, since the pseudo resistance value of the first field effect transistor Ma can take a relatively large value, the detection signal in the low frequency region from the charge output sensor is also reliably amplified by the third operational amplifier OP3. And output from the charge detection circuit 800. Furthermore, the charge detection circuit 800 including the pseudo resistance circuit 70 as described above can be easily integrated.
- FIG. 17 is a circuit diagram showing the configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 18 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 70 in the eighth embodiment and the charge detection circuit 800 using the pseudo resistance circuit 70 are used.
- the configuration in which the floating voltage source 7 is added is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 80 in the present embodiment further includes the drain terminal D of the first field effect transistor Ma and the second field effect in comparison with the pseudo resistance circuit 70 in the eighth embodiment.
- a floating voltage source 7 is provided between the drain terminal D of the transistor Mb.
- the configuration of the floating voltage source (drain side floating voltage source) 7 is the same as the configuration of the floating voltage source 6 described in the fifth embodiment, although the polarity is reversed.
- the voltage value Voff of the floating voltage source 7 needs to be set to a value larger than the maximum value Vmax of the amplitude of the drain voltage Vo of the first field effect transistor Ma (Voff> Vmax).
- such a floating voltage source 7 outputs a voltage value proportional to the thermal voltage, so that the drain of the first field effect transistor Ma is output.
- the voltage can be adjusted, and the pseudo-resistance value of the first field-effect transistor Ma can be adjusted so as to cancel out the variation caused by the thermal voltage variation in the pseudo-resistance value of the first field-effect transistor Ma. can do.
- the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value.
- the pseudo-resistance value of the first field-effect transistor Ma can be adjusted so as to cancel out the variation caused by the variation of the thermal voltage related to the drain voltage in the pseudo-resistance value of the first field-effect transistor Ma. The temperature dependence is reduced.
- the charge detection circuit 900 in the present embodiment is similar to the charge detection circuit 800 in the eighth embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the floating voltage source 7 is provided, so that the voltage is negative even when the drain voltage Vo of the first field effect transistor Ma is a positive value. Since the pseudo resistance value of the first field effect transistor Ma is stably maintained at a predetermined value as in the pseudo resistance circuit 70 in the eighth embodiment, the floating resistance can be converted to floating.
- the pseudo resistance value of the first field effect transistor Ma is canceled so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage related to the drain voltage in the pseudo resistance value of the first field effect transistor Ma. Is adjustable, and its temperature dependency is reduced.
- the output signal of the charge detection circuit 900 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 is the charge detection circuit 800 according to the eighth embodiment.
- the detection signal in the lower frequency region from the charge output sensor is reliably amplified and output by the third operational amplifier OP3 in a manner in which waveform distortion caused by the nonlinearity of the pseudo resistance value is reduced. Will be.
- a DC voltage source whose voltage satisfies Voff> Vmax may be provided instead of the floating voltage source 7 in the present embodiment.
- the fluctuation due to the fluctuation of the thermal voltage related to the drain voltage in the pseudo resistance value of the first field effect transistor Ma cannot be offset, but the drain voltage Vo of the first field effect transistor Ma is positive.
- the voltage can be converted to a negative value even when the value is equal to that of the second field-effect transistor Mb, and the eighth implementation is performed for the drain terminal D of the second field-effect transistor Mb and the input-side terminal of the second operational amplifier OP2.
- a negative voltage can be applied as in the embodiment.
- FIG. 19 is a circuit diagram showing a configuration of the pseudo resistance circuit in the present embodiment.
- FIG. 20 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 80 in the ninth embodiment and the charge detection circuit 900 using the pseudo resistance circuit 90 are used.
- the configuration in which the DC voltage source 4 is added is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 90 in the present embodiment is further different from the pseudo resistance circuit 80 in the ninth embodiment in that the gate terminal G and the second field effect of the first field effect transistor Ma are used.
- a DC voltage source 4 having a predetermined voltage is provided on the electric wiring L1 that electrically connects the gate terminal G of the transistor Mb.
- the DC voltage source 4 is the same as that in the third embodiment.
- the gate voltage of the first field-effect transistor Ma is obtained by using the voltage.
- the pseudo-resistance value of the first field effect transistor Ma can be adjusted to a larger value.
- the pseudo resistance value of the first field effect transistor Ma is equal to that of the first field effect transistor Ma, as in the pseudo resistance circuit 80 in the ninth embodiment.
- the first electric field The pseudo resistance value of the effect transistor Ma can be adjusted to a larger value.
- the charge detection circuit 1000 in the present embodiment is similar to the charge detection circuit 900 in the ninth embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the pseudo-resistance circuit 90 in the present embodiment even when the drain voltage Vo of the first field-effect transistor Ma is a positive value, as in the pseudo-resistance circuit 80 in the ninth embodiment, the voltage Is converted to a negative value, and the pseudo-resistance of the first field-effect transistor Ma is canceled so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage related to the drain voltage in the pseudo-resistance value of the first field-effect transistor Ma.
- the drain voltage Vo of the first field effect transistor Ma that is, the pseudo waveform of the output waveform output from the drain terminal D of the first field effect transistor Ma
- the DC voltage source 4 is provided. , It is freely adjust the pseudo-resistance of the first field effect transistor Ma to a larger value.
- the charge detection circuit 1000 according to the ninth embodiment is included in the output signal of the charge detection circuit 1000 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3.
- the distortion from the charge output sensor is lower.
- the detection signal in the frequency domain is also reliably amplified by the third operational amplifier OP3 and output from the charge detection circuit 1000.
- the DC voltage source 4 is electrically connected to the gate terminal G of the first field effect transistor Ma and the DC voltage source 4 as necessary. May be electrically connected to the gate terminal G of the second field effect transistor Mb so that the pseudo resistance value of the first field effect transistor Ma can be adjusted to a smaller value.
- the DC voltage source 4 in the present embodiment can be applied to the pseudo resistance circuit 70 and the charge detection circuit 800 using the same in the eighth embodiment.
- FIG. 21 is a circuit diagram showing a configuration of a pseudo resistance circuit in the present embodiment.
- FIG. 22 is a circuit diagram showing a configuration of a charge detection circuit to which the pseudo resistance circuit according to this embodiment is applied.
- the pseudo resistance circuit 90 in the tenth embodiment and the charge detection circuit 1000 using the pseudo resistance circuit 90 are used.
- the configuration in which the DC voltage source 4 is replaced with the floating voltage source 5 is the main difference, and the remaining configuration is the same. Therefore, in the present embodiment, description will be made by paying attention to such a difference, and the same components are denoted by the same reference numerals, and the description thereof is simplified or omitted.
- the pseudo resistance circuit 100 in the present embodiment includes a PTAT current source 51 and a resistance element R instead of the DC voltage source 4 with respect to the pseudo resistance circuit 90 in the tenth embodiment.
- a floating voltage source 5 is provided.
- the configuration of the floating voltage source (gate side floating voltage source) 5 is the same as that in the fourth embodiment.
- the gate voltage of the first field effect transistor Ma is adjusted using an output voltage proportional to the temperature.
- the pseudo-resistance value of the first field-effect transistor Ma can be adjusted so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage in the pseudo-resistance value of the first field-effect transistor Ma.
- the pseudo resistance value of the first field effect transistor Ma is equal to that of the first field effect transistor Ma, as in the pseudo resistance circuit 90 in the tenth embodiment.
- the resistance value can be adjusted so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage with respect to the drain voltage, the temperature dependence thereof can be stably maintained at a predetermined value, and the first field effect transistor Ma can be maintained.
- the provision of the floating voltage source 5 results in fluctuations in the thermal voltage related to the gate voltage in the pseudo-resistance value of the first field effect transistor Ma.
- the pseudo-resistance value of the first field effect transistor Ma can be adjusted so as to cancel out the fluctuation, and its temperature dependency is reduced. That.
- the charge detection circuit 1100 in the present embodiment is similar to the charge detection circuit 1000 in the tenth embodiment, and includes a third operational amplifier OP3, a capacitor Cf, It has.
- the pseudo resistance value of the first field effect transistor Ma can be adjusted to a larger value or the like, as in the pseudo resistance circuit 90 in the tenth embodiment.
- the first field effect transistor is arranged so as to cancel out the fluctuation caused by the fluctuation of the thermal voltage related to the gate voltage in the pseudo resistance value of the first field effect transistor Ma.
- the pseudo resistance value of Ma is adjustable, and its temperature dependency is reduced.
- the output signal of the charge detection circuit 1100 output from the inverting input terminal ( ⁇ ) of the third operational amplifier OP3 is the charge detection circuit 1000 according to the tenth embodiment.
- the detection signal in the lower frequency region from the charge output sensor is reliably amplified by the third operational amplifier OP3, and the waveform distortion due to the non-linearity and temperature dependence of the pseudo resistance value is reduced.
- the temperature dependency thereof is further reduced as compared with the charge detection circuit 1000 in the tenth embodiment.
- the floating voltage source 5 in the present embodiment can be applied to the pseudo-resistance circuit 70 and the charge detection circuit 800 using the same in the eighth embodiment.
- the first field effect transistor Ma and the second field effect transistor Mb are both n-type MOSFETs.
- the configuration of each embodiment is basically a MOSFET. Since these can be applied regardless of the type of carriers, these may be p-type MOSFETs. In such a case, the electrical connection destinations of the inverting input terminal and the non-inverting input terminal in the first operational amplifier OP1 may be switched so that negative feedback through the first operational amplifier OP1 is established.
- the first field effect transistor Ma and the second field effect transistor Mb are both MOSFETs, but the electrical characteristics corresponding to the electrical characteristics found in the weak inversion region. Any field effect transistor other than a MOSFET may be used.
- the present invention is not limited to the above-described embodiments in terms of the shape, arrangement, number, etc. of the constituent elements, and departs from the gist of the invention, such as appropriately replacing such constituent elements with those having the same effects. Of course, it can be appropriately changed within the range not to be.
- the present invention eliminates the need to provide an additional adjustment circuit for adjusting the pseudo-resistance value of a field effect transistor according to variations in manufacturing processes and changes in power supply voltage and temperature. Since it is possible to provide a pseudo-resistor circuit that can reduce waveform distortion caused by fluctuations in the power supply voltage of a field effect transistor and a charge detection circuit using the same, it is possible to provide a pseudo-resistor widely due to its universality. It is expected to be applicable to fields such as circuits and charge detection circuits.
Abstract
Description
最初に、本発明の第1の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図1及び図2を参照して、詳細に説明する。
まず、図1を参照して、本実施形態における擬似抵抗回路1の構成につき、詳細に説明する。
次に、以上の構成を有する擬似抵抗回路1の動作につき、詳細に説明する。
次に、図2を参照して、以上の構成を有する擬似抵抗回路1が適用された電荷検出回路100の構成及び動作につき、詳細に説明する。
次に、本発明の第2の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図3及び図4を参照して、詳細に説明する。
まず、図3を参照して、本実施形態における擬似抵抗回路10の構成及び動作につき、詳細に説明する。
次に、図4を参照して、以上の構成を有する擬似抵抗回路10が適用された電荷検出回路200の構成及び動作につき、詳細に説明する。
次に、本発明の第3の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図5及び図6を参照して、詳細に説明する。
まず、図5を参照して、本実施形態における擬似抵抗回路20の構成及び動作につき、詳細に説明する。
次に、図6を参照して、以上の構成を有する擬似抵抗回路20が適用された電荷検出回路300の構成及び動作につき、詳細に説明する。
次に、本発明の第4の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図7及び図8を参照して、詳細に説明する。
まず、図7を参照して、本実施形態における擬似抵抗回路30の構成及び動作につき、詳細に説明する。
次に、図8を参照して、以上の構成を有する擬似抵抗回路30が適用された電荷検出回路400の構成及び動作につき、詳細に説明する。
まず、本発明の第5の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図9及び図10を参照して、詳細に説明する。
まず、図9を参照して、本実施形態における擬似抵抗回路40の構成及び動作につき、詳細に説明する。
次に、図10を参照して、以上の構成を有する擬似抵抗回路40が適用された電荷検出回路500の構成及び動作につき、詳細に説明する。
次に、本発明の第6の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図11及び図12を参照して、詳細に説明する。
まず、図11を参照して、本実施形態における擬似抵抗回路50の構成及び動作につき、詳細に説明する。
次に、図12を参照して、以上の構成を有する擬似抵抗回路50が適用された電荷検出回路600の構成及び動作につき、詳細に説明する。
次に、本発明の第7の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図13及び図14を参照して、詳細に説明する。
まず、図13を参照して、本実施形態における擬似抵抗回路60の構成及び動作につき、詳細に説明する。
次に、図14を参照して、以上の構成を有する擬似抵抗回路60が適用された電荷検出回路700の構成及び動作につき、詳細に説明する。
最初に、本発明の第8の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図15及び図16を参照して、詳細に説明する。
まず、図15を参照して、本実施形態における擬似抵抗回路70の構成及び動作につき、詳細に説明する。
次に、図16を参照して、以上の構成を有する擬似抵抗回路70が適用された電荷検出回路800の構成及び動作につき、詳細に説明する。
次に、本発明の第9の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図17及び図18を参照して、詳細に説明する。
まず、図17を参照して、本実施形態における擬似抵抗回路80の構成及び動作につき、詳細に説明する。
次に、図18を参照して、以上の構成を有する擬似抵抗回路80が適用された電荷検出回路900につき、詳細に説明する。
次に、本発明の第10の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図19及び図20を参照して、詳細に説明する。
まず、図19を参照して、本実施形態における擬似抵抗回路90の構成につき、詳細に説明する。
次に、図20を参照して、以上の構成を有する擬似抵抗回路90が適用された電荷検出回路1000につき、詳細に説明する。
次に、本発明の第11の実施形態における擬似抵抗回路及びそれを用いた電荷検出回路につき、図21及び図22を参照して、詳細に説明する。
まず、図21を参照して、本実施形態における擬似抵抗回路100の構成につき、詳細に説明する。
次に、図22を参照して、以上の構成を有する擬似抵抗回路100が適用された電荷検出回路1100につき、詳細に説明する。
Claims (7)
- 第1の電界効果トランジスタと、
前記第1の電界効果トランジスタの電気的特性とマッチングされた電気的特性を有する第2の電界効果トランジスタと、
基準抵抗素子の一方の端部及び前記第2の電界効果トランジスタのソース端子が電気的に接続された分圧回路と、
反転入力端子、非反転入力端子、並びに前記第1の電界効果トランジスタのゲート端子及び前記第2の電界効果トランジスタのゲート端子に電気的に接続された出力端子を有し、前記反転入力端子及び前記非反転入力端子の対応する一方に前記分圧回路の中点電圧が入力され、かつ、前記反転入力端子及び前記非反転入力端子の対応する他方に基準電圧が入力される第1の演算増幅器と、
前記基準抵抗素子の他方の端部に対して、前記第2の電界効果トランジスタのドレイン端子と電気的に接続された前記第1の電界効果トランジスタのドレイン端子のドレイン電圧を反転増幅した電圧を入力する第2の演算増幅器と、
を備えた擬似抵抗回路。 - 前記第2の演算増幅器の入力側端子及び前記第2の電界効果トランジスタの前記ドレイン端子に対して、前記第1の電界効果トランジスタのドレイン電圧の絶対値電圧を入力する絶対値回路を更に備えた請求項1に記載の擬似抵抗回路。
- 前記第2の演算増幅器の前記入力端子に電気的に接続された前記第2の電界効果トランジスタの前記ドレイン端子と、前記第1の電界効果トランジスタのドレイン端子と、の間に、第1の電圧源を更に備えた請求項1に記載の疑似抵抗回路。
- 前記第1の電圧源が、PTAT電流源と抵抗素子とを備えるフローティング電圧源である請求項3に記載の疑似抵抗回路。
- 前記第1の電界効果トランジスタの前記ゲート端子と前記第2の電界効果トランジスタの前記ゲート端子とを電気的に接続する電気配線に第2の電圧源を更に備えた請求項1から4のいずれかに記載の擬似抵抗回路。
- 前記第2の電圧源が、PTAT電流源と抵抗素子とを備えるフローティング電圧源である請求項5に記載の擬似抵抗回路。
- 請求項1から6のいずれかに記載の前記擬似抵抗回路と、
前記第1の電界効果トランジスタのソース端子に電気的に接続された反転入力端子、基準電圧が入力される非反転入力端子、及び前記第1の電界効果トランジスタの前記ドレイン端子に電気的に接続された出力端子を有する第3の演算増幅器と、
前記第3の演算増幅器の前記反転入力端子と前記第3の演算増幅器の前記出力端子との間、及び前記第1の電界効果トランジスタの前記ソース端子Sと前記第1の電界効果トランジスタのドレイン端子との間に電気的に接続された及びコンデンサと、
を備えた電荷検出回路。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201480017676.XA CN105051555B (zh) | 2013-04-02 | 2014-03-26 | 虚拟电阻电路以及电荷检测电路 |
JP2015510028A JP5930252B2 (ja) | 2013-04-02 | 2014-03-26 | 擬似抵抗回路及び電荷検出回路 |
EP14778279.1A EP2982996B1 (en) | 2013-04-02 | 2014-03-26 | Dummy load circuit and charge detection circuit |
US14/870,651 US9660592B2 (en) | 2013-04-02 | 2015-09-30 | Psuedo resistor circuit and charge amplifier |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013-076986 | 2013-04-02 | ||
JP2013076986 | 2013-04-02 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/870,651 Continuation US9660592B2 (en) | 2013-04-02 | 2015-09-30 | Psuedo resistor circuit and charge amplifier |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014162952A1 true WO2014162952A1 (ja) | 2014-10-09 |
Family
ID=51658250
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/058550 WO2014162952A1 (ja) | 2013-04-02 | 2014-03-26 | 擬似抵抗回路及び電荷検出回路 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9660592B2 (ja) |
EP (1) | EP2982996B1 (ja) |
JP (1) | JP5930252B2 (ja) |
CN (1) | CN105051555B (ja) |
WO (1) | WO2014162952A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016064380A1 (en) | 2014-10-22 | 2016-04-28 | Murata Manufacturing Co., Ltd. | Pseudo resistance circuit and charge detection circuit |
US9841457B1 (en) | 2016-11-01 | 2017-12-12 | Nhk Spring Co., Ltd. | Pseudo flexure for disk drive and method of testing electronic circuit for disk drive |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6270002B2 (ja) * | 2014-05-21 | 2018-01-31 | 株式会社村田製作所 | 擬似抵抗回路及び電荷検出回路 |
CN108429545B (zh) * | 2017-02-13 | 2022-05-31 | 华邦电子股份有限公司 | 可调阻值式虚拟电阻 |
FR3071116B1 (fr) | 2017-09-13 | 2019-09-13 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Dispositif modifiant la valeur d'impedance d'une resistance de reference |
CN111342818B (zh) * | 2018-12-19 | 2024-04-30 | 力智电子股份有限公司 | 滤波器及其操作方法 |
CN111464149B (zh) * | 2019-01-18 | 2024-03-12 | 力智电子股份有限公司 | 滤波放大器 |
US20230396152A1 (en) * | 2022-06-01 | 2023-12-07 | Mediatek Inc. | Noise filter circuit with controllable transistor off-resistance and associated noise filtering method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0478825U (ja) * | 1990-11-21 | 1992-07-09 | ||
JPH06204793A (ja) * | 1992-12-28 | 1994-07-22 | Nippon Dempa Kogyo Co Ltd | 抵抗制御回路及びこれを用いた電圧制御発振器 |
JPH0725349A (ja) | 1993-07-13 | 1995-01-27 | Toyota Motor Corp | 四輪操舵車の後輪操舵装置 |
JPH0961478A (ja) * | 1995-08-21 | 1997-03-07 | Mitsubishi Chem Corp | 電荷検出回路 |
JP2008224230A (ja) | 2007-03-08 | 2008-09-25 | Seiko Epson Corp | 検出装置、センサ及び電子機器 |
JP2010268350A (ja) * | 2009-05-18 | 2010-11-25 | Renesas Electronics Corp | 終端抵抗調整回路 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4607140A (en) * | 1984-03-05 | 1986-08-19 | Rockwell International Corp. | Build out capacitor circuit |
WO1995025349A1 (en) * | 1994-03-17 | 1995-09-21 | Northern Telecom Limited | A giga-ohm loak resistor for microelectronic integrated circuits |
JPH0993053A (ja) | 1995-09-28 | 1997-04-04 | Nec Corp | バイアス回路 |
IT1289207B1 (it) * | 1996-10-24 | 1998-09-29 | Sgs Thomson Microelectronics | Stringa potenziometrica mos-resistiva compensata e convertitore digitale/analogico impiegante tale stringa |
JP3497708B2 (ja) * | 1997-10-09 | 2004-02-16 | 株式会社東芝 | 半導体集積回路 |
US6647114B1 (en) * | 1999-05-14 | 2003-11-11 | Conexant Systems, Inc. | Telephone line interface circuit with virtual impedance |
DE10135113B4 (de) * | 2001-07-19 | 2009-04-09 | Infineon Technologies Ag | Pseudo-differentieller Leistungstreiber zur Verstärkung eines differentiellen Eingangsstroms |
JP4662698B2 (ja) * | 2003-06-25 | 2011-03-30 | ルネサスエレクトロニクス株式会社 | 電流源回路、並びに電流設定方法 |
JP2005071320A (ja) * | 2003-08-06 | 2005-03-17 | Denso Corp | 電源回路および半導体集積回路装置 |
JP4285266B2 (ja) | 2004-02-18 | 2009-06-24 | 株式会社デンソー | 定電流制御回路装置 |
JP2007148530A (ja) | 2005-11-24 | 2007-06-14 | Renesas Technology Corp | 基準電圧発生回路およびそれを内蔵した半導体集積回路 |
WO2007069646A1 (ja) * | 2005-12-15 | 2007-06-21 | Advantest Corporation | 試験装置、及びピンエレクトロニクスカード |
US7750738B2 (en) * | 2008-11-20 | 2010-07-06 | Infineon Technologies Ag | Process, voltage and temperature control for high-speed, low-power fixed and variable gain amplifiers based on MOSFET resistors |
US8305140B1 (en) * | 2011-09-07 | 2012-11-06 | Texas Instruments Incorporated | Linear, large swing active resistive circuit and method |
CN102880222B (zh) * | 2012-09-11 | 2016-04-06 | 安徽颐和新能源科技股份有限公司 | 一种基于虚拟电阻控制的光伏系统最大功率跟踪方法 |
US8947101B2 (en) * | 2013-01-04 | 2015-02-03 | Linear Technology Corporation | Method and system for measuring the resistance of a resistive structure |
-
2014
- 2014-03-26 EP EP14778279.1A patent/EP2982996B1/en active Active
- 2014-03-26 CN CN201480017676.XA patent/CN105051555B/zh active Active
- 2014-03-26 JP JP2015510028A patent/JP5930252B2/ja active Active
- 2014-03-26 WO PCT/JP2014/058550 patent/WO2014162952A1/ja active Application Filing
-
2015
- 2015-09-30 US US14/870,651 patent/US9660592B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0478825U (ja) * | 1990-11-21 | 1992-07-09 | ||
JPH06204793A (ja) * | 1992-12-28 | 1994-07-22 | Nippon Dempa Kogyo Co Ltd | 抵抗制御回路及びこれを用いた電圧制御発振器 |
JPH0725349A (ja) | 1993-07-13 | 1995-01-27 | Toyota Motor Corp | 四輪操舵車の後輪操舵装置 |
JPH0961478A (ja) * | 1995-08-21 | 1997-03-07 | Mitsubishi Chem Corp | 電荷検出回路 |
JP2008224230A (ja) | 2007-03-08 | 2008-09-25 | Seiko Epson Corp | 検出装置、センサ及び電子機器 |
JP2010268350A (ja) * | 2009-05-18 | 2010-11-25 | Renesas Electronics Corp | 終端抵抗調整回路 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016064380A1 (en) | 2014-10-22 | 2016-04-28 | Murata Manufacturing Co., Ltd. | Pseudo resistance circuit and charge detection circuit |
JP2017534171A (ja) * | 2014-10-22 | 2017-11-16 | 株式会社村田製作所 | 擬似抵抗回路及び電荷検出回路 |
EP3210215A4 (en) * | 2014-10-22 | 2018-08-01 | Murata Manufacturing Co., Ltd. | Pseudo resistance circuit and charge detection circuit |
US10187041B2 (en) | 2014-10-22 | 2019-01-22 | Murata Manufacturing Co., Ltd. | Pseudo resistance circuit and charge detection circuit |
US9841457B1 (en) | 2016-11-01 | 2017-12-12 | Nhk Spring Co., Ltd. | Pseudo flexure for disk drive and method of testing electronic circuit for disk drive |
Also Published As
Publication number | Publication date |
---|---|
CN105051555A (zh) | 2015-11-11 |
US20160020734A1 (en) | 2016-01-21 |
JP5930252B2 (ja) | 2016-06-08 |
EP2982996B1 (en) | 2018-04-25 |
EP2982996A4 (en) | 2016-12-07 |
US9660592B2 (en) | 2017-05-23 |
JPWO2014162952A1 (ja) | 2017-02-16 |
EP2982996A1 (en) | 2016-02-10 |
CN105051555B (zh) | 2017-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5930252B2 (ja) | 擬似抵抗回路及び電荷検出回路 | |
US8374363B2 (en) | Amplifier circuit of capacitor microphone | |
US10474173B2 (en) | Voltage regulator having a phase compensation circuit | |
US10197464B2 (en) | Semiconductor physical quantity sensor having filter circuits for blocking electromagnetic wave noise | |
TW201024772A (en) | Sensor circuit | |
US9448255B2 (en) | Capacitance detection device | |
JP6270002B2 (ja) | 擬似抵抗回路及び電荷検出回路 | |
JP5544105B2 (ja) | レギュレータ回路 | |
TWI484148B (zh) | 溫度感測電路 | |
US9401679B1 (en) | Apparatus and method for improving power supply rejection ratio | |
US20190204375A1 (en) | Direct current measurement of 1/f transistor noise | |
US10700647B2 (en) | Source follower | |
JP2014190862A (ja) | ホール素子駆動回路及びホール素子駆動方法 | |
JP2014204192A (ja) | 擬似抵抗回路及び電荷検出回路 | |
US10461702B2 (en) | Amplifier circuit having poly resistor with biased depletion region | |
US20200321921A1 (en) | Common source preamplifier for a mems capacitive sensor | |
TWM594146U (zh) | 電流感測電路 | |
JP6538532B2 (ja) | 圧電センサ | |
JP2015122635A (ja) | 増幅回路 | |
JP5726335B2 (ja) | 半導体集積回路 | |
JP2017166890A (ja) | センサ装置 | |
JP2020102774A (ja) | チャージアンプ回路 | |
JP2007303967A (ja) | 磁気センサとこれを用いるセンサ、半導体集積回路および装置 | |
JP2016194462A (ja) | センサ装置 | |
JP2012213078A (ja) | オフセット調整差動増幅回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201480017676.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14778279 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2015510028 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2014778279 Country of ref document: EP |