US8451029B2 - Frequency synthesizer - Google Patents

Frequency synthesizer Download PDF

Info

Publication number
US8451029B2
US8451029B2 US12/805,436 US80543610A US8451029B2 US 8451029 B2 US8451029 B2 US 8451029B2 US 80543610 A US80543610 A US 80543610A US 8451029 B2 US8451029 B2 US 8451029B2
Authority
US
United States
Prior art keywords
weight
reference signal
oscillator
converter
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/805,436
Other languages
English (en)
Other versions
US20110032005A1 (en
Inventor
Naoki Onishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nihon Dempa Kogyo Co Ltd
Original Assignee
Nihon Dempa Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nihon Dempa Kogyo Co Ltd filed Critical Nihon Dempa Kogyo Co Ltd
Assigned to NIHON DEMPA KOGYO CO., LTD. reassignment NIHON DEMPA KOGYO CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ONISHI, NAOKI
Publication of US20110032005A1 publication Critical patent/US20110032005A1/en
Application granted granted Critical
Publication of US8451029B2 publication Critical patent/US8451029B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B21/00—Generation of oscillations by combining unmodulated signals of different frequencies

Definitions

  • the present invention relates to a frequency synthesizer, and more particularly, it relates to a frequency synthesizer in which a reference signal to be internally used can be stabilized over the entire period of service immediately after power activation.
  • Examples of a reference signal source include a cesium (Cs) standard oscillator, a rubidium (Rb) standard oscillator, a frequency synchronous type standard oscillator by GPS signal, an oven controlled crystal oscillator (OCXO) and a temperature compensated crystal oscillator (TCXO), and these sources have different frequency accuracies.
  • Cs cesium
  • Rb rubidium
  • OCXO oven controlled crystal oscillator
  • TCXO temperature compensated crystal oscillator
  • the reference signal source which satisfies an accuracy necessary for each use application is utilized.
  • the OCXO is a crystal oscillator comprising a constant temperature oven which maintains a temperature
  • the TCXO is a crystal oscillator which beforehand stores, in a memory, temperature compensation data to compensate for fluctuations due to a temperature, thereby correcting the temperature.
  • FIG. 6 is a schematic explanatory view showing the frequency stabilities of the oscillators used as the reference signal sources.
  • the TCXO has a frequency stability ( ⁇ f/f) of about 10 ⁇ 6
  • the OCXO has a frequency stability of about 10 ⁇ 8
  • the rubidium oscillator and cesium oscillator utilizing the resonance phenomenon of atoms satisfactorily have frequency stabilities of about 10 ⁇ 10 and 10 ⁇ 12 , respectively.
  • the frequency of the OCXO noticeably fluctuates for several minutes until the temperature of the constant temperature oven reaches a fixed temperature.
  • the TCXO only requires a short time until it stabilizes, and hence, has satisfactory rising characteristics, but the frequency stability of the oscillator for a long period of time is poor as compared with the OCXO.
  • phase noise characteristics of the OCXO are more satisfactory than those of the TCXO.
  • examples of a technology concerning the frequency synthesizer include Japanese Patent Application Laid-Open No. 8-56120 titled ‘Reference Oscillator Circuit’ (applicant: Yaesu Musen Co., Ltd., Patent Document 1) and Japanese Patent Application Laid-Open No. 2004-172686 titled ‘Reference Signal Generator’ (applicant: NEC Engineering Ltd., Patent Document 2).
  • the reference oscillator circuit which comprises both a TCXO and an OCXO, and switches the outputs of the oscillators to use the switched output as a reference signal in the frequency synthesizer.
  • the reference signal generator which comprises a voltage controlled type digital temperature compensated crystal oscillator (VC-DTCXO) and an OCXO, and switches the outputs of the oscillators to use the switched output as a reference signal.
  • VC-DTCXO voltage controlled type digital temperature compensated crystal oscillator
  • OCXO OCXO
  • Patent Documents 1 and 2 there is not disclosed a constitution in which weights are applied to the outputs from a plurality of oscillators to synthesize the outputs or in which a reference signal having a higher stability is input from the outside.
  • the present invention has been developed in view of the above situation, and an object thereof is to provide a frequency synthesizer which can obtain a satisfactory frequency stability over the entire long period of service immediately after power activation.
  • a frequency synthesizer comprising: a reference signal generation circuit which generates a reference signal, the reference signal output from the reference signal generation circuit being compared with an output signal from a voltage controlled oscillator to perform control so that the output signal of the voltage controlled oscillator has a desirable frequency, wherein the reference signal generation circuit includes a first oscillator having such characteristics that a frequency thereof stabilizes shortly after power activation; a second oscillator having such characteristics that a frequency thereof is more unstable than that of the first oscillator immediately after the power activation and that the stability of the frequency thereof is higher than that of the first oscillator after the elapse of a fixed time; a first weight converter which regulates the weight of an output from the first oscillator; a second weight converter which regulates the weight of an output from the second oscillator; an adder which adds up outputs from the first and second weight converters to output the added output as the reference signal; and a control unit which controls a
  • the contribution of the first oscillator is increased to shortly stabilize the frequency.
  • phase noise characteristics during rising can be improved by the contribution of the second oscillator as compared with a case where the first oscillator is used alone.
  • the only second oscillator is utilized, thereby producing an effect that it is possible to supply the stable reference signal over the entire long period of service immediately after the power activation.
  • the above frequency synthesizer further comprises a third weight converter which is configured to input an external reference signal having a stability higher than the stabilities of the first and second oscillators and which regulates the weight of the external reference signal, wherein the adder adds up outputs from the first, second and third weight converters to output the added output as the reference signal, and when the external reference signal is input, the control unit outputs the values of the weights to the first and second weight converters so that the first weight of the first weight converter and the second weight of the second weight converter are set to 0%, and the control unit outputs the value of the weight to the third weight converter so that a third weight of the third weight converter is set to 100%.
  • the external reference signal When the external reference signal is input, the external reference signal having a high stability is most preferentially output, thereby producing effects that the highly stable reference signal can be supplied and that a loop can quickly converge.
  • the control unit when the external reference signal is input, the control unit outputs the value of the weight to the third weight converter so that the third weight of the third weight converter gradually increases from 0% to 100% within a preset transition period, and the control unit outputs the values of the weights to the first and second weight converters so that the sum of the first weight of the first weight converter and the second weight of the second weight converter gradually decreases from 100% to 0% within the transition period, thereby producing an effect that the frequency of the reference signal can be prevented from rapidly fluctuating before the loop stabilizes, to prevent the output of the frequency synthesizer from becoming unstable.
  • the above frequency synthesizer further comprises a first table in which the first weight of the first weight converter and the second weight of the second weight converter are stored with respect to time from the power activation; and a second table in which the third weight of the third weight converter and the sum of the first and second weights are stored with respect to time from the start of the input of the external reference signal, wherein when any external reference signal is not input, the control unit outputs the values of the weights to the first and second weight converters based on the first table, and when the external reference signal is input, the control unit outputs the value of the weight to the third weight converter based on the second table, and distributes the sum of the first and second weights stored in the second table in accordance with a ratio between the first weight and the second weight stored in the first table to output the values of the weights to the first and second weight converters, thereby producing effects that the control unit can output the appropriate weight values to the first and second weight converters in accordance with the time from the power activation by simple processing and
  • the first oscillator is a temperature compensated crystal oscillator and the second oscillator is an oven controlled crystal oscillator, thereby producing an effect that it is possible to comparatively inexpensively realize the frequency synthesizer having the high stability of the reference signal over the long period of time immediately after the power activation and having satisfactory phase noise characteristics.
  • FIG. 1 is a constitution block diagram of a frequency synthesizer according to the present embodiment
  • FIG. 2 is a schematic explanatory view showing the characteristics of the frequency stabilities of an OCXO and a TCXO;
  • FIG. 3 is a schematic explanatory view of a basic weight table
  • FIG. 4 is a schematic explanatory view of an external reference signal weight table
  • FIG. 5 is a flow chart showing the processing of weight control during power activation in a CPU 10 ;
  • FIG. 6 is a schematic explanatory view showing the frequency stabilities of oscillators used as reference signal sources.
  • a frequency synthesizer comprises, therein, an OCXO, a TCXO, weight converters which regulate the weights of outputs from the respective oscillators, an adder which adds up the outputs from the respective weight converters to output the added output as a reference signal to a PLL circuit, and a control unit which controls the respective weight converters.
  • the control unit controls the respective weight converters so that the weight of the TCXO rises during power activation, so that the weight of the OCXO gradually increases, and so that the only OCXO is used after a constant temperature oven of the OCXO reaches a predetermined temperature.
  • the frequency of the reference signal during the power activation can quickly be stabilized, and the frequency can also be stabilized for a long period of time.
  • the frequency synthesizer according to the embodiment of the present invention can input an external reference signal from an oscillator having a higher stability, and comprises a weight converter which regulates the output weight of the external reference signal.
  • the control unit raises the weight of the external reference signal to preferentially output the signal.
  • the external reference signal is input during rising, the reference signal having a high accuracy can be output, and the PLL circuit can quickly be locked.
  • FIG. 1 [Oscillator According to the Embodiment: FIG. 1 ]
  • FIG. 1 is a constitution block diagram of the frequency synthesizer according to the present embodiment (the present frequency synthesizer).
  • the present frequency synthesizer is basically constituted of a reference signal generation circuit 1 , a phase comparator 2 , a loop filter 3 , a voltage controlled oscillator 4 and a divider 5 .
  • phase comparator 2 compares a reference signal output from the reference signal generation circuit 1 with a divided synthesizer output from the divider 5 to detect a phase difference, thereby outputting a phase difference signal, and the loop filter 3 smoothes the phase difference signal, and outputs a control voltage to the voltage controlled oscillator to output a predetermined frequency from the voltage controlled oscillator.
  • the reference signal generation circuit 1 comprises, therein, an oven controlled crystal oscillator (OCXO) 20 , and a temperature compensated crystal oscillator (TCXO) 30 . Furthermore, the circuit can input an external reference signal input from the output by a user's operation, and regulates a weight ratio between the OCXO 20 and TCXO 30 and the external reference signal to add up these outputs, thereby outputting a reference signal.
  • the OCXO 20 corresponds to a second oscillator described in claims
  • the TCXO 30 corresponds to a first oscillator.
  • the internally provided first and second oscillators are not limited to the TCXO and the OCXO, and there is not any special restriction on a combination of the oscillators, as long as the first oscillator has such characteristics that a frequency deviation ( ⁇ f/f) quickly stabilizes after power activation and the second oscillator has such characteristics that the stabilization requires time as compared with the first oscillator, but the frequency stability of the second oscillator is higher than that of the first oscillator after the elapse of a fixed time after the power activation.
  • the external reference signal is output from, for example, a rubidium oscillator or a cesium oscillator, and is thus output from the oscillator having a stability higher than that of the internally provided OCXO 20 or TCXO 30 .
  • a signal source of the external reference signal may be a crystal oscillator as long as the oscillator has a stability higher than that of the internally provided OCXO 20 or TCXO 30 .
  • the constitution of the reference signal generation circuit 1 will specifically be described.
  • the reference signal generation circuit 1 comprises a CPU 10 , the oven controlled crystal oscillator (OCXO) 20 , the temperature compensated crystal oscillator (TCXO) 30 , a weight converter A ( 11 ), a weight converter B ( 21 ), a weight converter C ( 31 ), D/A converters 12 , 22 and 32 , an external reference signal level detection circuit 13 , A/D converters 14 and 24 , an oven temperature detection unit 23 , a memory 40 and an adder 41 .
  • a CPU 10 the oven controlled crystal oscillator (OCXO) 20 , the temperature compensated crystal oscillator (TCXO) 30 , a weight converter A ( 11 ), a weight converter B ( 21 ), a weight converter C ( 31 ), D/A converters 12 , 22 and 32 , an external reference signal level detection circuit 13 , A/D converters 14 and 24 , an oven temperature detection unit 23 , a memory 40 and an adder 41 .
  • the weight converter A ( 11 ) converts the weight of the external reference signal input from the outside based on a weight value from the CPU 10 , to output the value to the adder 41 .
  • the weight converter B ( 21 ) converts the weight of the output of the OCXO 20 based on the weight value from the CPU 10 , to output the value to the adder 41 .
  • the weight converter C ( 31 ) converts the weight of the output of the TCXO 30 based on the weight value from the CPU 10 , to output the value to the adder 41 .
  • the weight converters A, B and C correspond to third, second and first weight converters described in the claims, and the weight values of the weight converters A, B and C correspond to third, second and first weights described in the claims, respectively.
  • the adder 41 adds up the outputs from the weight converters A, B and C to output the added output as the reference signal to the phase comparator 2 .
  • the CPU 10 corresponds to a control unit described in the claims, and outputs the weight values to control the weights of the weight converters A, B and C.
  • the present frequency synthesizer appropriately weighs and adds up the external reference signal and the outputs of the OCXO 20 and TCXO 30 , thereby outputting the reference signal having a high frequency stability and excellent phase noise characteristics.
  • the processing of the CPU 10 will specifically be described later.
  • the D/A converters 12 , 22 and 32 convert the weight values from the CPU 10 into analog signals to output the signals to the weight converters A, B and C, respectively.
  • the external reference signal level detection circuit 13 detects the (analog) input level of the external reference signal. It is to be noted that the external reference signal is input or is not input depending on the frequency stability required for a system, and the input is switched on/off manually with a switch or the like by the user.
  • the A/D converter 14 converts the input level of the analog signal into a digital input level.
  • the CPU 10 judges that the external reference signal is input, when the level of the external reference signal from the A/D converter 14 is a fixed level or more.
  • the oven temperature detection unit 23 detects the temperature of the constant temperature oven of the OCXO 20 to output an analog temperature signal to the A/D converter 24 .
  • the A/D converter 24 converts the analog temperature signal into digital temperature data.
  • weight tables In the memory 40 , two types of weight tables, i.e., a basic weight table which is the reference of the weight control in the CPU 10 and an external reference signal weight table are stored.
  • the weight tables will be described later.
  • the basic weight table is prepared based on a relation between the time elapsed from the power activation and the frequency stabilities of the OCXO 20 and TCXO 30 beforehand obtained by simulation or experiment, and the table is beforehand stored in the memory 40 .
  • FIG. 2 is a schematic explanatory view showing the characteristics of the frequency stabilities of the OCXO and TCXO.
  • the time of the power activation is 0.
  • the frequency stability ( ⁇ f/f) of the OCXO is not satisfactory for a while after the power activation.
  • the temperature of the constant temperature oven sufficiently rises to reach a fixed temperature, and accordingly, the frequency stability becomes satisfactory.
  • a target frequency stability ( ⁇ f/f) is shown as 0, and all the stabilities are shown on a plus side (the OCXO or TCXO has characteristics which actually start from a minus side, depending on the type of the oscillator).
  • the TCXO stabilizes shortly after the power activation, but becomes more unstable than the OCXO at and after time t 1 .
  • the weight converters B and C are controlled so that the weight of the TCXO is set to 100% immediately after the power activation, the frequency of the reference signal is quickly stabilized during rising, the weight of the TCXO is gradually decreased to increase the weight of the OCXO, and the weight of the OCXO is set to 100%, when the stability of the OCXO substantially exceeds that of the TCXO.
  • the weight of the TCXO is gradually decreased from 100%, and the weight of the OCXO is gradually increased from 0% to 100%.
  • the weight of the OCXO is set to 100% as it is.
  • the reference signal of the frequency synthesizer of the present embodiment is obtained as shown by a dotted line.
  • the weight control with the elapse of time is performed based on the basic weight table described later until T 1 elapses after the power activation.
  • the TCXO and the OCXO are used together while the weight regulation is performed.
  • the contribution of the TCXO is increased to improve the frequency stability until the OCXO sufficiently stabilizes, whereby the phase noise characteristics can be improved by the contribution of the OCXO as compared with a case where the TCXO is used alone.
  • the external reference signal can be input in accordance with an instruction from the user (manual connection with respect to the external reference signal source).
  • the weight of the external reference signal is set to 100%, and the weight of each of the OCXO and TCXO is set to 0%.
  • a period from the start of the input of the external reference signal to the elapse of fixed short time is regarded as a transition period, and the weight converters A, B and C are controlled so that the weight of the external reference signal gradually increases.
  • the short time is T 4 .
  • the weight control in the interval T 4 is performed based on the external reference signal weight table described later.
  • the weight of the external reference signal is gradually changed from 0% to 100% in the interval T 4 until time t 4 . After the interval T 4 , the weight of the external reference signal is set to 100%.
  • the CPU 10 performs the weight control with reference to the basic weight table in accordance with the time from the power activation.
  • FIGS. 1 and 2 [Operation in a Case where any External Reference Signal is not Input: FIGS. 1 and 2 ]
  • the CPU 10 After the power activation, the CPU 10 starts measuring time, and periodically judges whether or not the external reference signal is input, based on the external reference signal level from the A/D converter 14 . When any external reference signal is not input, the CPU periodically outputs the weight value of the OCXO to the D/A converter 22 and outputs the weight value of the TCXO to the D/A converter 32 with reference to the basic weight table.
  • the weight values are D/A converted and input into the weight converters B and C, respectively, and the outputs of the OCXO 20 and TCXO 30 are weight-converted, and input into the adder 41 with a weight ratio set in the basic weight table. The outputs are added up, and the added output is output as the reference signal.
  • FIGS. 1 and 2 [Operation in a Case where the External Reference Signal is Input: FIGS. 1 and 2 ]
  • the CPU 10 When the CPU 10 recognizes the input of the external reference signal based on the external reference signal level from the A/D converter 14 , the CPU gradually increases the weight of the external reference signal. After the interval T 4 which is the transition period, the CPU outputs the weight values to the D/A converters 12 , 22 and 32 so that the weight of each of the OCXO and the TCXO is set to 0% and the weight of the external reference signal is set to 100%.
  • the external reference signal has the highest stability. Therefore, when the external reference signal is input, this signal is most preferentially used to quickly stabilize the reference frequency and synthesizer output.
  • the weight control in the interval T 4 will be described later.
  • the input/cut of the external reference signal is performed by the user's operation, and the frequency is still unstable during the input of the external reference signal. Therefore, special weight control is performed in the interval T 4 which is the transition period. After the convergence of the loop due to the input of the external reference signal, however, even if the external reference signal is cut, thereby shifting to a combination of the OCXO 20 and TCXO 30 (or to the OCXO 20 only), the frequency does not noticeably fluctuate.
  • FIG. 3 is a schematic explanatory view of the basic weight table. It is to be noted that the basic weight table corresponds to a first table described in the claims.
  • the basic weight table serves as the reference of the weight control, and there are stored the weight values of the weight converter B ( 21 ) via which the CPU 10 regulates the weight of the OCXO 20 and the weight converter C ( 31 ) via which the CPU regulates the weight of the TCXO 30 . Moreover, the numeric values of the basic weight table are determined for a case where the temperature of the OCXO 20 rises in accordance with standard temperature transition. When the time for the stabilization of the OCXO is long, T 1 lengthens.
  • the time from the power activation and the weight values of the OCXO 20 (the weight converter B) and the TCXO 30 (the weight converter C) are stored.
  • the weight of the OCXO is 0% and that of the TCXO is 100% as described above, and in the interval T 1 , the weight of the OCXO is 100% and that of the TCXO is 0%. During this interval, the weights are gradually changed.
  • the weight control is performed with the elapse of time basically in the interval T 1 after the power activation. After T 1 , the OCXO stabilizes. Therefore, the weight of the OCXO is unchanged after the elapse of T 1 , i.e., 100%.
  • FIG. 4 is a schematic explanatory view of the external reference signal weight table. It is to be noted that the external reference signal weight table corresponds to a second table described in the claims.
  • the external reference signal weight table serves as the reference of the weight control in the interval T 4 which is the transition period in the case where the external reference signal is input.
  • the transition period T 4 is determined by a time to perform frequency synchronization by the synthesizer (the time when the PLL loop converges, in addition to a relation between the frequency stability of the external reference signal and the frequency stabilities of the TCXO and OCXO.
  • the weight of the external reference signal (the weight converter A) from the detection of the input of the external reference signal to the elapse of the time T 4 and the sum of the weights of the OCXO and TCXO are stored, respectively.
  • the weight of the external reference signal when the input of the external reference signal is detected (the time 0), the weight of the external reference signal is set to 0% and the weight of OCXO+TCXO is set to 100%.
  • the weight is changed in proportion to the time until T 4 elapses, and the ratio of the external reference signal is gradually increased. After T 4 , the weight of the external reference signal is set to 100%, and the weight of OCXO+TCXO is set to 0%.
  • the output can gradually be switched to the external reference signal, and the rapid fluctuation of the reference frequency can be prevented from being generated.
  • the external reference signal preferentially continues to be output as the reference signal until the signal is cut by the user, whereby the synthesizer output can quickly be stabilized.
  • the weight control in the interval T 4 will specifically be described.
  • the weights of the external reference signal and OCXO+TCXO are both 50%. That is, at this time, the weight of the external reference signal is 50%, and the sum of the weights of the OCXO and TCXO is 50%. At this time, the weights of the OCXO and TCXO are distributed with a weight ratio set in the basic weight table shown in FIG. 3 based on the time elapsed from the power activation.
  • each of the weights of the OCXO and TCXO is obtained by multiplying the weight value of the external reference signal weight table by the weight value of the basic weight table.
  • the sum of the weights of the OCXO and TCXO is 50%.
  • the CPU 10 again refers to the basic weight table of FIG. 3 , and controls the weights of the OCXO and TCXO in accordance with the weight value of that time (the time from the power activation).
  • FIG. 5 is a flow chart showing the processing of the weight control during the power activation in the CPU 10 .
  • the CPU 10 starts measuring T 1 ( 100 ), and controls the weights of the OCXO 20 and TCXO 30 with reference to the basic weight table ( 102 ).
  • the CPU 10 judges whether or not T 1 has elapsed.
  • T 1 elapses (in the case of Yes)
  • the weights at that time (the weight of the OCXO is 100% and that of the TCXO is 0%) are held, thereby ending the processing.
  • the CPU 10 judges whether or not the input of the external reference signal is detected, based on the external reference signal level from the A/D converter 14 ( 110 ).
  • the processing shifts to the processing 102 to perform control based on the basic weight table.
  • the CPU 10 starts measuring the interval T 4 ( 112 ), and controls the weights of the external reference signal and the OCXO and TCXO with reference to both the external reference signal weight table and the basic weight table ( 114 ).
  • the CPU 10 judges whether or not T 4 has elapsed ( 116 ).
  • T 4 has not elapsed (in the case of No)
  • the processing shifts to the processing 114 , thereby performing control so that the weight of the external reference signal gradually increases.
  • the weight of the external reference signal is 100% and the weight of each of the OCXO and TCXO is 0%.
  • the CPU 10 judges whether or not the input of the external reference signal is cut ( 118 ). When the input is not cut (in the case of No), the processing shifts to the processing 114 . That is, after the interval T 4 , the weight of the external reference signal is kept to be 100% as long as the input of the external reference signal continues.
  • the CPU 10 shifts to the processing 102 to perform the control based on the basic weight table.
  • a CPU 10 finely regulates values of a basic weight table based on temperature information from an oven temperature detection unit 23 to control weights.
  • a beforehand experimentally obtained standard relation between time from power activation and a constant temperature oven temperature (standard temperature transition) is beforehand stored in the memory 40 .
  • the CPU 10 compares the temperature information from the oven temperature detection unit 23 with the standard temperature transition.
  • the CPU regulates the weight values of the basic weight table to output the values.
  • the weight of the OCXO is 25%
  • the weight of a TCXO is 75%.
  • the CPU 10 outputs the values of the basic weight table as they are, when a difference between the temperature detected by the oven temperature detection unit 23 and a temperature (standard temperature) of that time in the standard temperature transition is in a fixed range.
  • the weight of the OCXO is set to 30% and the weight of the TCXO is set to 70%.
  • the weight of the OCXO is set to 20% and the weight of the TCXO is set to 80%.
  • the weight values may be regulated in the CPU 10 , for example, by calculating a coefficient corresponding to a difference between the temperature of the constant temperature oven and the standard temperature, and multiplying the weight value of the basic weight table by the coefficient to obtain the weight of the OCXO.
  • the weight of the OCXO can finely be regulated in accordance with the temperature state of the constant temperature oven.
  • the oscillator can be switched to the OCXO earlier.
  • the switching to the OCXO is delayed, whereby a stable reference signal can be output.
  • the reference signal generation circuit 1 comprises the OCXO 20 , the TCXO 30 , the weight converters 21 and 31 which regulate the weights with respect to the outputs, and the adder 41 which adds up the outputs from the weight converters to output the added output as the reference signal.
  • the CPU 10 controls the weight converters B and C so that the weight of the TCXO 30 is set to 100% and the weight of the OCXO 20 is set to 0% during the power activation, so that the weight of the OCXO 20 gradually rises, and so that the weight of the TCXO 30 is set to 0% and the weight of the OCXO 20 is set to 100% after a preset time.
  • the TCXO 30 and OCXO 20 can be used together to generate the reference signal until the constant temperature oven of the OCXO 20 is sufficiently heated, and the frequency can be stabilized early during the power activation. Moreover, there is another effect that after heating the constant temperature oven, the only OCXO 20 can be used to keep a satisfactory frequency stability over a long period of time.
  • the above constitution additionally comprises the weight converter A ( 11 ) through which the external reference signal having a higher stability can be input and which regulates the weight of the external reference signal, and the external reference signal level detection circuit 13 which detects the input level of the external reference signal.
  • the CPU 10 controls the weight converters A, B and C so that when the external reference signal is input, the weight of the external reference signal is set to 100%, and the weight of each of the OCXO 20 and the TCXO 30 is set to 0%.
  • the frequency synthesizer produces effects that when the highly accurate external reference signal is input, the external reference signal can preferentially be output as the reference signal, and during rising, the reference signal can quickly be stabilized to quickly converge the PLL loop.
  • the CPU 10 when the external reference signal is input, the CPU 10 does not immediately switch to the external reference signal, but performs such control as to gradually raise the weight of the external reference signal in the transition period T 4 , thereby setting the weight of the external reference signal to 100% after T 4 . In consequence, the rapid fluctuation of the frequency can effectively be prevented.
  • the CPU 10 may control a power source circuit so as to stop the supply of powers to the TCXO 30 and weight converter C ( 31 ), when the weight of the TCXO 30 becomes 0%. In consequence, power consumption can noticeably be decreased.
  • the CPU 10 compares the temperature information from the oven temperature detection unit 23 with the stored standard temperature. When a difference is larger than a fixed range and the temperature is higher than the standard temperature, the weight value of the OCXO is raised. When the temperature is lower than the standard temperature, the weight of the OCXO is lowered. Since the values of the basic weight table are regulated and output in this manner, the weight of the OCXO can finely be regulated in accordance with the temperature state of the constant temperature oven, and a further stable reference signal can be output.
  • the present invention is suitable for the frequency synthesizer which can stabilize the reference signal over the entire period of service immediately after the power activation.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
US12/805,436 2009-08-07 2010-07-30 Frequency synthesizer Active 2031-12-02 US8451029B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009184126A JP4880014B2 (ja) 2009-08-07 2009-08-07 周波数シンセサイザ
JPP2009-184126 2009-08-07

Publications (2)

Publication Number Publication Date
US20110032005A1 US20110032005A1 (en) 2011-02-10
US8451029B2 true US8451029B2 (en) 2013-05-28

Family

ID=43534359

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/805,436 Active 2031-12-02 US8451029B2 (en) 2009-08-07 2010-07-30 Frequency synthesizer

Country Status (4)

Country Link
US (1) US8451029B2 (zh)
JP (1) JP4880014B2 (zh)
CN (1) CN101997545B (zh)
TW (1) TWI452843B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5033895B2 (ja) 2010-03-31 2012-09-26 日本電波工業株式会社 基準信号発振器

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3898579A (en) * 1974-01-02 1975-08-05 Motorola Inc Frequency control circuits for phase locked loop frequency synthesizers
JPS50107040A (zh) 1974-01-30 1975-08-23
JPS53146560A (en) 1977-05-26 1978-12-20 Pioneer Electronic Corp Oscillator
JPS59194519A (ja) 1983-04-19 1984-11-05 Toyo Commun Equip Co Ltd 基準周波数発生方式
JPS6336675A (ja) 1986-07-31 1988-02-17 Nippon Hoso Kyokai <Nhk> 映像合成方法
JPH02214222A (ja) 1989-02-15 1990-08-27 Fujitsu Ltd 電圧制御発振器
JPH06260932A (ja) 1993-03-09 1994-09-16 Fujitsu General Ltd Ｐｌｌ回路
JPH085612A (ja) 1994-06-17 1996-01-12 Tokyo Gas Co Ltd リモートフィールド渦流式探傷装置及びその探傷センサ
JPH0856120A (ja) 1994-08-10 1996-02-27 Yaesu Musen Co Ltd 基準発振器回路
JPH08317564A (ja) 1995-05-18 1996-11-29 Toshiba Corp 交直変換器の制御装置
JP2002135235A (ja) 2000-10-18 2002-05-10 Matsushita Electric Ind Co Ltd シンボル同期回路及びシンボル同期方法
JP2004172686A (ja) 2002-11-18 2004-06-17 Nec Engineering Ltd 基準信号発生器
JP2005043289A (ja) 2003-07-24 2005-02-17 Nec Engineering Ltd 深度検出回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4936675A (zh) * 1972-08-14 1974-04-05
WO2003021765A1 (fr) * 2001-08-29 2003-03-13 Seiko Epson Corporation Oscillateur et dispositif de communication
GB0323936D0 (en) * 2003-10-11 2003-11-12 Zarlink Semiconductor Inc Digital phase locked loop with selectable normal or fast-locking capability

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3898579A (en) * 1974-01-02 1975-08-05 Motorola Inc Frequency control circuits for phase locked loop frequency synthesizers
JPS50107040A (zh) 1974-01-30 1975-08-23
JPS53146560A (en) 1977-05-26 1978-12-20 Pioneer Electronic Corp Oscillator
JPS59194519A (ja) 1983-04-19 1984-11-05 Toyo Commun Equip Co Ltd 基準周波数発生方式
JPS6336675A (ja) 1986-07-31 1988-02-17 Nippon Hoso Kyokai <Nhk> 映像合成方法
JPH02214222A (ja) 1989-02-15 1990-08-27 Fujitsu Ltd 電圧制御発振器
JPH06260932A (ja) 1993-03-09 1994-09-16 Fujitsu General Ltd Ｐｌｌ回路
JPH085612A (ja) 1994-06-17 1996-01-12 Tokyo Gas Co Ltd リモートフィールド渦流式探傷装置及びその探傷センサ
JPH0856120A (ja) 1994-08-10 1996-02-27 Yaesu Musen Co Ltd 基準発振器回路
JPH08317564A (ja) 1995-05-18 1996-11-29 Toshiba Corp 交直変換器の制御装置
JP2002135235A (ja) 2000-10-18 2002-05-10 Matsushita Electric Ind Co Ltd シンボル同期回路及びシンボル同期方法
JP2004172686A (ja) 2002-11-18 2004-06-17 Nec Engineering Ltd 基準信号発生器
JP2005043289A (ja) 2003-07-24 2005-02-17 Nec Engineering Ltd 深度検出回路

Also Published As

Publication number Publication date
TW201126913A (en) 2011-08-01
JP2011040850A (ja) 2011-02-24
CN101997545B (zh) 2013-04-24
CN101997545A (zh) 2011-03-30
JP4880014B2 (ja) 2012-02-22
TWI452843B (zh) 2014-09-11
US20110032005A1 (en) 2011-02-10

Similar Documents

Publication Publication Date Title
US6747519B2 (en) Phase-locked loop with automatic frequency tuning
JP5329646B2 (ja) デジタル周波数／位相ロックドループ
JP5938466B2 (ja) Ｐｌｌ回路、キャリブレーション方法及び無線通信装置
JP4625494B2 (ja) 発振周波数制御回路
JP4374463B2 (ja) 発振周波数制御回路
KR101025522B1 (ko) 발진 주파수 제어 회로
JP2007208367A (ja) 同期信号生成装置、送信機及び制御方法
US6078224A (en) Frequency standard generator
JP5254144B2 (ja) 半導体集積回路装置
JP5426316B2 (ja) 周波数シンセサイザ
US8451029B2 (en) Frequency synthesizer
JP2005072876A (ja) 広帯域変調ｐｌｌおよびその変調度調整方法
JP5145398B2 (ja) 発振周波数制御回路
JP2006180349A (ja) 位相同期ループ回路および半導体集積回路
JP2010141519A (ja) 位相同期回路、および通信装置
JP2015015572A (ja) 発振回路、発振装置および発振方法
US20240113854A1 (en) Phase difference control circuit
JP7069428B2 (ja) 光周波数制御装置、光発振装置、周波数変換装置及び電波発生装置
EP1792400B1 (en) Compensated high-speed pll circuit
US20050266816A1 (en) PLL synthesizer
JP2010045504A (ja) Ｐｌｌ周波数シンセサイザ回路及びその制御方法
JP2009171212A (ja) Ｐｌｌ回路
KR20130052468A (ko) 전압 제어 발진기의 보상 회로, 전압 제어 발진기 및 전압 제어 발진기의 제어 방법

Legal Events

Date Code Title Description
AS Assignment

Owner name: NIHON DEMPA KOGYO CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ONISHI, NAOKI;REEL/FRAME:024819/0246

Effective date: 20100708

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8