US5768290A - Semiconductor integrated circuit device incorporating fuse-programmable pass/fail identification circuit and pass/fail determination method thereof - Google Patents

Semiconductor integrated circuit device incorporating fuse-programmable pass/fail identification circuit and pass/fail determination method thereof Download PDF

Info

Publication number
US5768290A
US5768290A US08/831,034 US83103497A US5768290A US 5768290 A US5768290 A US 5768290A US 83103497 A US83103497 A US 83103497A US 5768290 A US5768290 A US 5768290A
Authority
US
United States
Prior art keywords
signal
circuit
semiconductor integrated
power supply
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/831,034
Other languages
English (en)
Inventor
Hiroshi Akamatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI DENKI KABUSHIKI KAISHA reassignment MITSUBISHI DENKI KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AKAMATSU, HIROSHI
Application granted granted Critical
Publication of US5768290A publication Critical patent/US5768290A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54433—Marks applied to semiconductor devices or parts containing identification or tracking information
    • H01L2223/5444—Marks applied to semiconductor devices or parts containing identification or tracking information for electrical read out
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates to pass/fail determination technique for a semiconductor integrated circuit device, and more particularly, to pass/fail determination technique for a semiconductor integrated circuit device having a fuse blow out step in the manufacturing process.
  • FIG. 1 shows a structure of main components of a conventional semiconductor integrated circuit device disclosed in Japanese Patent Laying-Open No. 5-188118, for example.
  • a semiconductor integrated circuit device 10 includes a function circuit 11 for implementing a predetermined function, and a failurization circuit 14 provided at a signal path between a particular signal input terminal (pad) 12 and function circuit 11.
  • This semiconductor integrated circuit device 10 is formed on a wafer not shown.
  • a plurality of semiconductor integrated circuit devices 10 shown in FIG. 1 are provided on one wafer.
  • Failurization circuit 14 is a fuse-programmable circuit, functioning to force function circuit 11 into an inactive state when semiconductor integrated circuit device 10 is in failure, as will be described in detail afterwards.
  • Failurization circuit 10 includes an inverter circuit 16 receiving a particular signal ⁇ 1 which is a chip select signal, for example, applied via a signal input terminal (pad) 12 to buffer and invert the received signal, a pass/fail program circuit 18 which is fuse-programmable for forcefully setting an output signal ⁇ 2 of inverter circuit 16 to an inactive state according to whether the semiconductor integrated circuit device is defective/non-defective, a latch circuit 20 for inverting and latching an output signal ⁇ 3 of pass/fail program circuit 18, and an inverter circuit 22 for inverting the output signal of latch circuit 20.
  • An output signal ⁇ 4 of inverter circuit 22 is applied to an internal input node 27 of function circuit 11 corresponding to input terminal 12.
  • Pass/fail program circuit 18 includes a p channel MOS transistor (insulating gate type field effect transistor) 18a connected between a power supply node Vdd (power supply voltage and node indicated by the same reference character), receiving output signal ⁇ 2 of inverter circuit 16 at its gate, a fusible link element (referred to as “fuse element” hereinafter) 18b connected to an internal output node N1, and an n channel MOS transistor 18c connected between fuse element 18b and a ground node for receiving output signal ⁇ 2 of inverter circuit 16 at its gate.
  • MOS transistor insulating gate type field effect transistor
  • Latch circuit 20 includes an inverter circuit 20a receiving output signal ⁇ 3 of pass/fail program circuit 18, and a p channel MOS transistor 20b connected between power supply node Vdd and internal output node N1 for receiving an output signal of inverter circuit 20a at its gate.
  • Function circuit 11 is, for example, a memory circuit, and is activated to execute a predetermined function when signal ⁇ 4 applied to input node 27 is activated.
  • a test step carried out in the manufacturing process of semiconductor integrated circuit device 10 will be briefly described before describing a program operation of the semiconductor integrated circuit device of FIG. 1.
  • FIG. 2 is a flow chart showing a pass/fail determination sequence in a manufacturing process of the semiconductor integrated circuit device of FIG. 1.
  • testing at the wafer level is carried out (step S1) following the simultaneous formation of a plurality of semiconductor integrated circuit devices 10 of FIG. 1 on a wafer.
  • wafer test all the input/output terminals of semiconductor integrated circuit device 10 are tested on whether they function properly or not.
  • this semiconductor integrated circuit device is a memory device, for example, a test of whether data is written/read out properly is carried out.
  • fuse element 18b in pass/fail program circuit 18 is blown out with a laser beam for any integrated semiconductor device 10 determined as having an unrepairable defect (step S2).
  • the circuit with defection is substituted by an internal redundant circuit. This substitution of a redundant circuit is generally carried out with a fuse-programmable circuit.
  • the semiconductor integrated circuit devices on the wafer are separated into chips in a dicing step.
  • the semiconductor integrated circuit device formed as a chip is packaged (molded) in a mold step S3.
  • final testing for each individual semiconductor integrated circuit device is carried out (step S4).
  • a signal is input/output via an external pin terminal for each semiconductor integrated circuit device to carry out a function test similar to that carried out at the wafer level with respect to each input/output terminal (a pin terminal is electrically connected to respective internal signal input/output pads: when non-defective).
  • Failurization circuit 1 shown in FIG. 14 is used to carry out this pass/fail identification.
  • a particular input signal ⁇ 1 applied to signal input terminal 12 shown in FIG. 1 is a chip select signal ZCS which places the semiconductor integrated circuit device into a selected state.
  • input terminal 27 of function circuit 11 shown in FIG. 1 is a chip select signal input node.
  • function circuit 11 is rendered active to execute a predetermined function according to an externally applied signal not shown.
  • pass/fail program circuit 18 When fuse element 18b in pass/fail program circuit 18 of semiconductor integrated circuit device 10 is not blown in final test step S4, this semiconductor integrated circuit device is determined to be an acceptable product in the wafer level test.
  • pass/fail program circuit 18 operates as a CMOS (complementary MOS) inverter circuit.
  • CMOS complementary MOS
  • output signal ⁇ 2 of inverter circuit 16 attains an H level (logical high), whereby n channel MOS transistor 18c is rendered conductive, and p channel MOS transistor 18a is rendered non-conductive.
  • the output signal of inverter circuit 20a is driven to an H level
  • output signal ⁇ 4 of inverter circuit 22 is driven to an L level.
  • function circuit 11 When signal ⁇ 4 applied to input node 27 attains an L level, function circuit 11 is rendered active to carry out a predetermined function according to a signal applied to another signal input node (pad) that is not shown. The executed result is provided to an output pad (output terminal) not shown.
  • Function circuit 11 attains a non-selected state when signal ⁇ 4 applied to input node 27 attains an H level, and is maintained at a standby state. More specifically, activation/inactivation of function circuit 11 is controlled according to the logic level (H/L) of signal ⁇ 1 applied to input terminal 12 when fuse element 18b is in a non-blown state.
  • function circuit 11 is placed in an inactive state (non-selected state) fixedly by blowing off fuse element 18b, so that semiconductor integrated circuit device 10 is placed in a completely failing state (no operation according to an external control signal is carried out). Therefore, in final test step S4, fuse element 18b is blown out to completely inhibit the operation of semiconductor integrated circuit device 10 determined to be completely faulty at the chip level, and a defective device can readily be distinguished from a semiconductor integrated circuit device that operates properly.
  • determination can be made of whether that semiconductor integrated circuit device is an acceptable product or not. It is not necessary to carry out a similar testing on all the remaining terminals to make pass/fail determination for all the terminals. The pass/fail identification in the final test process can be facilitated and the time required for testing is reduced.
  • the energy of the laser beam used for blowing off the failurization fuse element 18b of the semiconductor integrated circuit device having an unrepairable defect is set to an optimum condition for semiconductor integrated circuit device 10 to be processed.
  • the optimum value of the laser energy is set according to a fuse element produced under the condition of a certain manufacturing parameter as the reference.
  • the optimum value of the laser beam energy for blowing off a fuse element can be offset from a preset optimum value when the fuse element has its film thickness, width, and material varied due to variation in the process parameters in mass production. There is a case where fuse element 18b is not completely blown off due to such deviation from the set value of the optimum energy value to result in a conductive state being maintained.
  • variation in the energy and irradiation position may occur due to some trouble of the apparatus per se from which a laser beam is emitted. There is a possibility of the case of cut off failure where the fuse element which should be blown off completely is blown off insufficiently or maintains a conductive state.
  • the conventional pass/fail determination method of a semiconductor integrated circuit device lacks means to estimate cut off failure of a fuse element after packaging in a non-destructive manner.
  • fuse element 18b which should be blown off completely is not blown off and cut off failure occurs because of a faulty product, there is a case where the unacceptable product cannot be detected just with the examination of a particular element 12. In such a case, testing must be repeated for all the inspection items as for an acceptable product. Thus, there was a problem that the testing time cannot be shortened effectively.
  • an approach of providing an exclusive test terminal can be considered to test conduction/non-conduction of a fuse element for pass/fail identification.
  • the number of pin terminals and also the chip area will be increased.
  • the pin arrangement must be changed due to the extra test terminal, leading to the problem that compatibility with the industry standard cannot be maintained.
  • An object of the present invention is to provide a semiconductor integrated circuit device and a pass/fail determination method that can carry out pass/fail determination more easily.
  • Another object of the present invention is to provide a semiconductor integrated circuit device and a pass/fail determination method thereof that can easily determine non-conduction of an internal fuse element in a non-destructive manner.
  • a further object of the present invention is to provide a semiconductor integrated circuit device and a determination method thereof that can easily determine conduction/non-conduction of a pass/fail determination fuse-programmable circuit without increase any extra pin terminals.
  • a semiconductor integrated circuit device includes a fuse-programmable pass/fail confirmation circuit that has a link element that is fused out when determination is made as being an acceptable product by the result of testing at the wafer level.
  • a conversion circuit is provided that applies an output signal of the pass/fail confirmation circuit to an external terminal in an observable manner.
  • a pass/fail determination method of a semiconductor integrated circuit device of the present invention includes the step of blowing off a link element in a fuse-programmable pass/fail confirmation circuit incorporated therein when determination is made as being an acceptable product by testing at the wafer level.
  • the link element of a pass/fail confirmation circuit of a semiconductor integrated circuit device determined to be an acceptable product at the wafer level is cut off.
  • the semiconductor integrated circuit device determined to be an acceptable product is packaged to be subjected to a final test process at the chip unit level. In this final test process, only the semiconductor integrated circuit device determined to be an acceptable product is tested. It is therefore not particularly necessary to distinguish pass/fail at this stage.
  • FIG. 1 shows an example of a structure of a pass/fail determination circuit of a conventional semiconductor integrated circuit device.
  • FIG. 2 is a flow chart of a pass/fail determination operation of a conventional semiconductor integrated circuit device.
  • FIG. 3 is a flow chart showing a pass/fail determination sequence of a semiconductor integrated circuit device according to the present invention.
  • FIGS. 4A-4C schematically show the test environment in a test operation of a semiconductor integrated circuit device of the present invention.
  • FIG. 5 schematically shows a structure of a main part of a semiconductor integrated circuit device according to the present invention.
  • FIG. 6 shows an example of a structure of a pass/fail determination unit of a semiconductor integrated circuit device according to the present invention.
  • FIG. 7 schematically shows the test environment of a semiconductor integrated circuit device according to the present invention.
  • FIG. 8 shows an example of a structure of a test mode circuit of FIGS. 5 and 6.
  • FIGS. 9A-9E are waveform diagrams showing an operation of a test mode circuit of FIG. 8.
  • FIG. 10 shows an example of a structure of a VIH detection circuit of FIG. 8.
  • FIG. 11 schematically shows a structure of a first modification of a semiconductor integrated circuit device according to the present invention.
  • FIG. 12 shows in further detail the structure of the semiconductor integrated circuit device of FIG. 11.
  • FIG. 13 schematically shows a structure of a second modification of a semiconductor integrated circuit device according to the present invention.
  • FIG. 14 shows an example of a structure of a selection circuit of a semiconductor integrated circuit device of FIG. 13.
  • FIG. 3 is a flow chart of a pass/fail determination method of a semiconductor integrated circuit device according to the present invention. A method of pass/fail determination of a semiconductor integrated circuit device according to the present invention will now be described with reference to FIG. 3.
  • step S10 a function test of each semiconductor integrated circuit device on the wafer is carried out.
  • determination is made as to whether each semiconductor integrated circuit device is acceptable/unacceptable according to the result of the function test (step S12).
  • determination is made as to whether that fault is repairable or not (step S14). This determination is carried out by, for example, determining whether the faulty circuit can be substituted with a redundant circuit.
  • An example of such a redundant circuit is a redundant memory cell provided for memory cells in a semiconductor memory device.
  • a semiconductor integrated circuit device determined to be unrepairable in step S14 is identified as an unacceptable product (step S15).
  • the semiconductor integrated circuit device identified as an unacceptable product is registered in a tester not shown.
  • this identification of an unacceptable product there is a case where the number of memory cells identified as being faulty is greater than the number of the prepared redundant memory cells.
  • the fuse element in a pass/fail confirmation circuit that will be described afterwards is blown off (step S16) for a semiconductor integrated circuit device determined to be an acceptable product at step S12 and for a semiconductor integrated circuit device determined to be to be repairable at step S14.
  • the fuse element for failure repair is blown off (programmed). Substitution, if necessary, with a redundant circuit is also carried out at this step S16. Also, a fuse element for improving characteristics is also blown off.
  • the program of a fuse element for characteristic improvement includes a program for adjustment of the level of the reference voltage of an internally provided reference voltage generation circuit, a program for adjustment (trimming) of the level of an internal power supply voltage (trimming) generated by an internal voltage-down converting circuit that generates an internal operating power supply voltage from an external power supply voltage.
  • a dicing step for separating the semiconductor integrated circuit devices formed on a wafer (into chips) is carried out.
  • each semiconductor integrated circuit device is separated into an individual chip by this dicing step. Then, determination is made of whether each individual semiconductor integrated circuit device is acceptable/unacceptable (step S20). This determination is first carried out by selecting a semiconductor integrated circuit device (chip) identified as a defective product at step S15 and registered in the tester. For the purpose of facilitating selection of a defective product, a visible mark can be made on the defective product during the step common to the laser emitting step for fuse programming at step S16.
  • step S22 All the semiconductor integrated circuit devices excluding the semiconductor integrated circuit device (chip) determined to be an unacceptable product at step S20 is mounted in each package (molded) (step S22). Thus, a semiconductor integrated circuit device as a discrete component is completed. The semiconductor integrated circuit device selected as being a defective product at step S20 is discarded (step S23).
  • Final testing is carried out on the semiconductor integrated circuit device subjected to the mold step of S22 (step S24).
  • signals are input/output via the external terminal of all the molded semiconductor integrated circuit devices.
  • Function testing according to a predetermined test pattern is carried out for pass/fail determination.
  • a fuse blow test is carried out to determine whether a predetermined fuse element is reliably cut off using a pass/fail confirmation circuit, as will be described afterwards.
  • determination is made that the fuse element included in the pass/fail confirmation circuit is cut off, determination is made that the programming of other fuse elements is similarly carried out properly.
  • determination is made that cut off of a fuse element is not carried out completely in the fuse blow test in final test step S24, determination is made that cut off of the fuse element in the internal fuse-programmable circuit is also incomplete. Therefore, determination of whether the defect, when detected, is caused by cut off failure of a fuse element or not can be made in failure analysis.
  • the final test is carried out on all the mold semiconductor integrated circuit devices. Since only acceptable products detected at the wafer level are selected and molded according to the fail selection step of S20, it is not necessary to carry out pass/fail determination prior to carrying out final testing. Therefore, the time required for testing is shortened.
  • FIG. 4A schematically shows the environment in which testing at the wafer level is carried out.
  • a plurality of chips 40 are formed on a wafer 35.
  • a semiconductor integrated circuit device is formed on chip 40.
  • function testing is carried out by applying a test signal simultaneously to a predetermined number of chips using a jig 51 under control of a tester 50 in which a predetermined test program is stored.
  • FIG. 51 has an empty internal portion. By forming contact with chip 40 at that empty portion, a test signal provided from tester 50 is applied to a pad formed at chip 40.
  • FIG. 4B schematically shows the environment for carrying out a laser radiation step for blowing off a fuse element.
  • a laser beam is directed to a semiconductor integrated circuit device identified as an acceptable product or as a repairable product.
  • the fuses in the pass/fail confirmation circuit and in the internal fuse-programmable circuit are blown off. Programming of a pass/fail state and a redundant circuit or trimming for characteristic improvement are carried out.
  • FIG. 4C schematically shows the environment for carrying out testing of a semiconductor integrated circuit device at the individual chip level (final test).
  • the unit semiconductor integrated circuit device 40a is molded to be formed as a discrete component.
  • a test signal from a tester 53 in which a predetermined test program is stored is applied according to a predetermined sequence to a terminal 40b that is led out externally, in order to execute function testing of semiconductor integrated circuit device 40a.
  • a plurality of semiconductor integrated circuit devices 40a are tested simultaneously (for shortening the test time) at the final test of the chip unit level.
  • FIG. 5 is a block diagram schematically showing a structure of main components of a semiconductor integrated circuit device according to the present invention.
  • a semiconductor integrated circuit device (chip) 40 includes a test mode circuit 41 for determining whether a fuse blow test mode is specified or not to provide a signal ⁇ 21 indicating this result onto a signal line 43, according to signals ⁇ 20j, ⁇ 20k, ⁇ 20m and ⁇ 20n applied onto signal lines 39j, 39k, 39m and 39n via signal input terminals (pad) 42j, 42l, 42m and 42n, a pass/fail confirmation circuit 44 activated in response to signal ⁇ 21 from test mode circuit 41 to provide a signal of a logic according to conduction/non-conduction of an internally included fuse element onto a signal line 45, and an output conversion circuit 46 for converting signal ⁇ 21 provided on signal line 45 from pass/fail confirmation circuit 44 into a signal ⁇ 23 of an externally observable form and providing the converted signal to an output terminal (pad) 49 via
  • Semiconductor integrated circuit device 40 further includes a function block 55 that operates according to signals ⁇ 20k- ⁇ 20n from input terminals 42j-42n and a signal not shown.
  • Function block 55 includes an internal circuit 55a for executing a predetermined function during activation thereof, a redundant circuit 55b for carrying out substitution of a faulty circuit in internal circuit 55a, and a fuse-programmable circuit 55c including a fuse element for improving the characteristics of internal circuit 55a and for activating redundant circuit 55b.
  • Function block 55 is electrically connected to an output terminal (pad) 49 and such to input/output a signal/voltage in a normal operation mode.
  • Test mode circuit 41 determines whether a fuse blow test mode is specified or not according to signals ⁇ 20j- ⁇ 20n from input terminals 42j-42n to render active/inactive signal ⁇ 21 according to the result of determination.
  • This fuse blow test mode is an operation mode for determining cut off/non-cut off of a fuse element included in pass/fail confirmation circuit 44.
  • This fuse blow test mode may be an operation mode for detecting fuse cut off failure in failure analysis, or an operation mode for first determining pass/fail of the semiconductor integrated circuit device during the function testing at the individual chip level (for reconfirmation of acceptable/unacceptable product determined at wafer level).
  • the specific structure of test mode circuit 41 will be described in detail afterwards. Determination is made that a fuse blow test mode is specified when signals ⁇ 20j- ⁇ 20n are set to states of a predetermined combination.
  • Pass/fail confirmation circuit 44 includes a fuse element. Fuse element is blown off only for a semiconductor integrated circuit device that is determined to be an acceptable product at the wafer level test. Pass/fail confirmation circuit 44 has the pass/fail state of the corresponding semiconductor integrated circuit device stored according to conduction/non-conduction of this fuse element. In response to activation of signal ⁇ 21 applied from test mode circuit 41 via signal line 43, pass/fail confirmation circuit 44 provides signal ⁇ 22 of a logic value according to conduction/non-conduction of the fuse element. By detecting the logic value of signal ⁇ 22 at the outside world, conduction/non-conduction of a fuse element in pass/fail confirmation circuit 44 can be externally determined.
  • Output signal ⁇ 22 of pass/fail confirmation circuit 44 is normally not provided to an external terminal. This is because external terminal (pad) 49 is used to input or output a signal voltage to or from function block 55 in a normal operation mode (in an operation mode other than a fuse blow test mode). Therefore, in the fuse blow test mode, output conversion circuit 46 converts signal ⁇ 22 from pass/fail confirmation circuit 44 into signal ⁇ 23, which is provided to external terminal 49. Signal ⁇ 23 is a signal that can be externally observed. Determination of conduction/non-conduction of the fuse in the semiconductor integrated circuit device can be made by observing signal ⁇ 23.
  • a fuse element included in pass/fail confirmation circuit 44 of a semiconductor integrated circuit device determined to be an acceptable product at wafer test step S10 shown in FIG. 3 is blown off. Any semiconductor integrated circuit device determined to be an unacceptable product at wafer test step S10 is discarded in advance at the defective product discard step S23 shown in FIG. 23. Therefore, at final test step S24 at the chip unit level, only the semiconductor integrated circuit device determined to be an acceptable product at the wafer level is tested. By carrying out a fuse blow test mode in the failure analysis when many defects are found in final test step S24, identification of whether the fuse element in pass/fail confirmation circuit 44 is cut off or not can be made externally.
  • this fuse blow test by first executing this fuse blow test at final test step S24, determination can be made of conduction/non-conduction of the fuse element included in pass/fail confirmation circuit 44.
  • determination can be made that the fuse element is not blown off, determination can be made that cut off of the fuse element included in fuse-programmable circuit 55c of FIG. 5 is incomplete. Therefore, this semiconductor integrated circuit device can be determined to be an unacceptable product. It is not necessary to carry out subsequent testing on this device.
  • the semiconductor integrated circuit device identified as having a defect caused by a fuse element as a result of detecting the logic of output signal ⁇ 22 of pass/fail confirmation circuit 44 at final test step S24 is not subjected to subsequent testing.
  • Testing is carried out only for the semiconductor integrated circuit device in which the fuse element is completely cut off, i.e. in which proper programming (or trimming) of the fuse element is carried out in a normal fuse programmable circuit 55c. Thus, testing of a semiconductor integrated circuit device that has the failure cause can be omitted. Furthermore, in this state, the fault of a semiconductor integrated circuit device determined to be an unacceptable product in the fuse blow test mode of final test step S24 can easily be identified to be caused by the cut off failure of the fuse element.
  • a fuse blow test mode is set according to a combination of the states of signals ⁇ 20a- ⁇ 20n appearing on signal lines 39j-39n via input terminals 42j-42n used in a normal operation mode. It is not necessary to provide a further external terminal for the purpose of fuse blow test mode specification. Signal ⁇ 23 indicating the test result of the fuse blow test mode is output via an external terminal (pad) 49 used in a normal operation mode via signal line 47 from output conversion circuit 46. An extra external terminal for providing the signal indicating the fuse blow test result is not required. Therefore, conduction/non-conduction of a fuse element in a semiconductor integrated circuit device can easily be determined externally using an input/output terminal provided according to a predetermined standard.
  • FIG. 6 shows a specific example of pass/fail confirmation circuit 44 and output conversion circuit 46 of FIG. 5.
  • pass/fail confirmation circuit 44 includes a p channel MOS transistor 72 connected between a power supply node to which an external power supply voltage Vcc is supplied and signal line 45 for receiving output signal ⁇ 21 from test mode circuit 41 at its gate, a fuse element 74 connected to signal line 45, an n channel MOS transistor 73 connected between fuse element 74 and a ground node and receiving signal ⁇ 21 from test mode circuit 41 at its gate via signal line 43, an inverter circuit 76 receiving a signal on signal line 45, an inverter circuit 77 for inverting an output signal of inverter circuit 76 to output signal ⁇ 22, and a p channel MOS transistor 75 connected between the node to which external power supply voltage Vcc is supplied and signal line 45 and receiving an output signal of inverter circuit 76 at its gate.
  • MOS transistor 75 and inverter circuit 76 form a latch circuit.
  • fuse element 74 in pass/ fail confirmation circuit 44 is blown off (cut off) using a high energy ray such as a laser beam.
  • a high energy ray such as a laser beam.
  • blowing off of fuse element 74 is not carried out.
  • fuse element 74 is blown off, the potential on signal line 45 is maintained at an H level (logical high) of the external power supply voltage Vcc level by inverter circuit 76 and MOS transistor 75.
  • MOS transistors 72 and 73 operate as a CMOS inverter circuit to provide a signal onto signal line 45 according to output signal ⁇ 21 from test mode circuit 41.
  • output signal ⁇ 21 of test mode circuit 41 is set to an H level in the fuse blow test mode
  • output signal ⁇ 22 from pass/fail confirmation circuit 44 is driven to an L level (logical low) if fuse element 74 is in a conductive state. If fuse element 74 is in a cut off state, signal ⁇ 22 is constantly maintained at an H level. Therefore, semiconductor integrated circuit device can be identified as an acceptable product or an unacceptable product by detecting the logic level (potential level) of signal ⁇ 22.
  • Signal ⁇ 22 is an internal signal of semiconductor integrated circuit device 40, and is not provided to the outside world.
  • Output conversion circuit 46 is provided to allow observation of signal ⁇ 22 from the outside world.
  • Output conversion circuit 46 includes a p channel MOS transistor 83 connected between the node receiving external power supply voltage Vcc and an internal node N2, and has its gate connected to an internal node N3, a p channel MOS transistor 84 connected between the node receiving external power supply voltage Vcc and internal node N3 and having a gate connected to internal node N3, an n channel MOS transistor 80 connected between internal node N2 and an internal node N4 and receiving a reference voltage Vref at its gate, an n channel MOS transistor 82 connected between internal nodes N3 and N4 and having a gate connected to signal line 47, an n channel MOS transistor 78 connected between internal node N4 and the ground node and receiving signal ⁇ 22 at its gate, a p channel MOS transistor 79 connected between a node 49a receiving external power supply voltage Vcc and signal line 47 and receiving signal ⁇ 22 at its gate, and a p channel MOS transistor 85 connected between external power supply node 49c and signal line 47 and having its gate connected to
  • External power supply nodes 49a and 49c may be respectively connected to different external power supply terminals, or to the same power supply terminal.
  • Signal line 47 is connected to internal node 49b.
  • Internal power supply voltage Int.Vcc is generated on internal node 49b to be applied as one operating power supply voltage of function block 55 of FIG. 5.
  • Node 49b is an internal node that cannot be viewed from the outside world (after packaging).
  • Output conversion circuit 46 is substantially an internal power supply voltage-down converting circuit for down-converting external power supply voltage Vcc and providing internal power supply voltage Int.Vcc in activation thereof. The operation will now be described briefly.
  • MOS transistors 80 and 82 form a comparator stage for comparing reference voltage Vref with signal ⁇ 23 (internal power supply voltage Int.Vcc) on signal line 47.
  • MOS transistors 83 and 80 form a current mirror circuit.
  • MOS transistor 78 functions as a current source.
  • MOS transistors 78, 80, 82, 83 and 84 form a differential amplifier circuit.
  • MOS transistor 78 When MOS transistor 78 is non-conductive, the current path between the node receiving external power supply voltage Vcc and the ground node is shut off in this differential amplifier circuit. Therefore, the differential amplifier circuit attains an inactive state. In this state, the voltage of internal node N2 attains the level of external power supply voltage Vcc. In response, MOS transistor 85 attains a non-conductive state. Signal ⁇ 23 (internal power supply voltage Int.Vcc) attains the level of external power supply voltage Vcc since MOS transistor 79 conducts.
  • MOS transistor 48 When MOS transistor 48 attains a conductive state, the differential amplifier circuit is activated. Comparison and amplification of reference voltage Vref and signal ⁇ 23 (internal power supply voltage Int.Vcc) on signal line 47 are carried out. More specifically, when reference voltage Vref is higher than signal ⁇ 23 (referred to as internal power supply voltage Int.Vcc hereinafter) of signal line 47, the conductance of MOS transistor 80 becomes greater than that of MOS transistor 82, whereby MOS transistor 80 conducts a greater current flow. MOS transistors 83 and 84 form a current mirror circuit, so that a current of equal magnitude flows in MOS transistors 83 and 84 (the sizes thereof are identical). Therefore, MOS transistor 80 discharged all the current supplied via MOS transistor 83. The potential level of internal node N2 is lowered, and the conductance of MOS transistor 85 increases. Current is supplied from external power supply node 49c onto signal line 47 to raise the voltage level of internal power supply voltage Int.Vcc.
  • fuse element 74 When this semiconductor integrated circuit device is determined to be an acceptable product in the wafer level test, fuse element 74 is blown off. Signal ⁇ 22 is maintained at an H level, and the differential amplifier circuit (MOS transistors 78, 80, 82, 83 and 84) is activated. Internal power supply voltage Int.Vcc is maintained at the level of reference voltage Vref. In contrast, when this semiconductor integrated circuit device is determined to be to be an unacceptable product in the wafer level test, fuse element 74 is in a non-blown off state. Signal ⁇ 22 is set at an L level in a fuse blow test mode, and the differential amplifier circuit in output conversion circuit 46 is set at an inactive state.
  • MOS transistor 85 receives a signal of the external power supply voltage Vcc level at its gate to attain a non-conductive state.
  • MOS transistor 79 conducts according to signal ⁇ 22 of an L level to maintain internal power supply voltage Int.Vcc at the level of external power supply voltage Vcc.
  • the voltage level of internal power supply voltage Int.Vcc corresponding to the pass/fail state of the semiconductor integrated circuit device is observed from the outside world.
  • internal power supply node 49b is an internal node and direct contact thereto cannot be provided from the outside world. Therefore, a test arrangement as shown in FIG. 7 is employed.
  • FIG. 7 specifically shows the test environment of a fuse blow test mode of a semiconductor integrated circuit device of FIG. 6.
  • terminals (pad) 49a and 49c are connected to different external pin terminals.
  • a test pattern is provided from tester 53 to semiconductor integrated circuit device 40a at a predetermined sequence.
  • Power supply voltage Vcc from tester 53 is applied to power supply terminal 49a of semiconductor integrated circuit device 40a.
  • a current meter (ampere meter) 55 is disposed for external terminal 49a.
  • MOS transistor 79 of FIG. 6 is in a non-conductive state and no current flows (excluding small leakage current).
  • power supply terminals 49a and 49c are illustrated as to be provided individually. However, if the current driving capability of MOS transistor 79 in the structure shown in FIG. 6 is sufficiently lower than that of MOS transistor 85, the leakage current is correspondingly reduced. Even if external power supply terminals 49a and 49c are the same terminal, conduction/non-conduction of the fuse element in the semiconductor integrated circuit device can be identified by observing the level of the leakage current using an external current meter 55 in a similar manner.
  • the voltage from power supply terminal 49a may be used by another circuit (a circuit in the function block).
  • internal power supply voltage-down converting circuit 46 is used as output conversion circuit 46, this internal power supply voltage-down converting circuit is activated/inactivated according to output signal ⁇ 22 of pass/fail confirmation circuit 44. Therefore, when the signal varying according to internal power supply voltage Int.Vcc is output via another output terminal, the change in the voltage level of the signal at that output terminal can be detected. Determination of conduction/non-conduction of fuse element 70 in pass/fail confirmation circuit 44 can be made by monitoring the current at a power supply terminal using a current meter, or by receiving the voltage of the terminal from which the signal of an internal power supply voltage level is output.
  • the conduction/non-conduction state of a fuse element blown off according to the result of the wafer level test can be determined by examining of the current/voltage level of a predetermined external terminal in the final test step. It is not necessary to melt the mold resin for packaging or destroy the package to carry out microscopic observation.
  • pass/fail confirmation circuit 44 is not provided at a signal propagation path between a signal input terminal and an internal function block circuit, and provided at a different signal path, the internal operation of semiconductor integrated circuit device 40 is not adversely affected during any operation period other than the fuse blow test mode. Furthermore, since conduction/non-conduction of the fuse element of the pass/fail confirmation circuit is determined using an external power supply terminal, it is not necessary to add any extra pin terminal. Compatibility of the pin arrangement with the industry standard can be maintained.
  • FIG. 8 shows an example of a structure of test mode circuit 41 of FIG. 6.
  • a dynamic random access memory DRAM
  • DRAM dynamic random access memory
  • test mode circuit 41 includes cascaded inverter circuits 101, 102 and 103 of three stages receiving a row address strobe signal ZRAS applied to an input terminal (pad) 42j, a tristate inverter buffer 104 activated when output signal ⁇ 20g of inverter circuit 103 is activated (L level) to invert and output column address strobe signal ZCAS (signal ⁇ 20b) applied to input terminal (pad) 42k, an inverter circuit 105 for inverting an output signal of tristate inverter buffer 104, a tristate inverter buffer 106 activated, when output signal ⁇ 20f of inverter circuit 102 is activated (L level), to invert the output signal of inverter circuit 105 and transmit the inverted signal to the input portion of inverter circuit 105, a tristate inverter buffer 107 activated, when output signal ⁇ 20g of inverter circuit 103 is activated, to invert and output a write enable signal ZWE (signal ⁇ 20c
  • Tristate inverter buffers 104, 106, 107 and 109 attain an output high impedance state during inactivation thereof.
  • Tristate inverter buffers 106 and 109 function as a inverter when activated to form a latch circuit respectively with inverter circuits 105 and 108.
  • Test mode circuit 41 further includes an inverter circuit 110 for receiving row address strobe signal ZRAS (signal ⁇ 20a) applied via input terminal 42j, an inverter circuit 111 receiving output signal ⁇ 20h of inverter circuit 108, a 2-input NAND circuit 112 for receiving output signal ⁇ 20j of inverter circuit 110 and output signal ⁇ 20k of inverter circuit 111, a 2-input NOR circuit 113 for receiving an output signal of NAND circuit 112 and a signal applied from inverter circuit 105 via signal line 41, an inverter circuit 114 for receiving an output signal of NOR circuit 113, and an inverter circuit 115 for receiving an output signal of inverter circuit 114 and providing signal ⁇ 20m.
  • These circuit portions form a WCBR detection circuit that drives signal ⁇ 20m to an H level when the so-called WCBR (WE, CAS before RAS) condition is satisfied. The operation thereof will be described in details afterwards.
  • Test mode circuit 41 further includes a VIH detection circuit 116 for detecting whether an address signal bit An applied to input terminal 42n attains a level of at least a predetermined voltage, a 2-input NAND circuit 117 for receiving an output signal of VIH detection circuit 116 and signal ⁇ 20m, an inverter circuit 118 for receiving an output signal of NAND circuit 117, and a latch circuit 119 for latching an output signal of inverter circuit 118.
  • Signal ⁇ 21 is output from latch circuit 119.
  • Address signal bit An applied to input terminal 42n is also applied to an input buffer 120 to become an internal address signal bit intAn.
  • signal An is described as an address signal bit, it may be write data, for example.
  • VIH detection circuit 116 determines whether signal An applied to input terminal 42n is set to a voltage level higher than the power supply voltage level of a normal operation. Therefore, test mode circuit 41 has signal ⁇ 21 driven to an H level of an active state when the so-called super Vcc+WCBR condition is satisfied.
  • Row address strobe signal ZRAS is a signal defining an operation cycle (standby cycle and active cycle) of a semiconductor device. An active cycle commences to initiate a select operation of a memory cell when this row address strobe signal ZRAS attains an active state of an L level.
  • Column address strobe signal ZCAS provides the timing for incorporating a column address. When column address strobe signal ZCAS attains an active state of an L level, a column select operation of the memory cell is internally initiated in the semiconductor integrated circuit device.
  • Write enable signal ZWE is a write mode designating signal instructing data writing. When signals ZCAS and ZWE both attain an active state of an L level, data is written internally to a selected memory cell. The operation of the test mode circuit of FIG. 8 will now be described with reference to the timing charts of FIGS. 9A-9E.
  • row address strobe signal ZRAS attains an H level in a period T1 prior to time t1
  • column address strobe signal ZCAS and write enable signal ZWE are both set at an L level
  • address signal bit An is set at a voltage level higher than the power supply voltage level of a normal operation.
  • row address strobe signal ZRAS attains an H level
  • signal ⁇ 20a attains an H level
  • signal ⁇ 20f attains an H level
  • signal ⁇ 20g attains an L level. Therefore, tristate inverter buffers 104 and 107 are made active and tristate inverter buffers 106 and 109 are made inactive.
  • Tristate inverter buffers 104 and 107 invert internal signal ⁇ 20b corresponding to column address strobe signal ZCAS and internal signal ⁇ 20c corresponding to write enable signal ZWE, to transmit the inverted signals to inverter circuits 105 and 108, respectively.
  • Tristate inverter buffers 104 and 107 become inactive to attain an output high impedance state.
  • tristate inverter buffers 106 and 109 are activated.
  • the signals applied before time t1 are latched by inverters 105 and 109.
  • signal ⁇ 20c applied before time t1 is latched by inverter circuits 108 and 109.
  • Address signal bit An is set to a voltage level higher than the power supply voltage of a normal operation mode.
  • the output signal of VIH detection circuit 116 attains an H level.
  • row address strobe signal ZRAS is pulled down to an L level
  • internal signal ⁇ 20a is driven to an L level
  • output signal ⁇ 20g of inverter circuit 110 is driven to an H level.
  • Output signal ⁇ 20h of inverter circuit 108 attains an L level and output ⁇ 20k of inverter circuit 111 attains an H level. Therefore, the output signal of NAND circuit 112 is pulled down to an L level.
  • the output signal of inverter circuit 105 attains an L level, and the output signal of NOR circuit 113 is driven to an H level.
  • signal ⁇ 20m is pulled up to an H level via inverter circuits 114 and 115.
  • NAND circuit 117 When signal ⁇ 20m is driven to an H level, NAND circuit 117 receives signals of H levels at both input thereof and the output signal thereof attains an L level, and the output signal of inverter circuit 118 attains an L level. Signal ⁇ 21 from latch 119 is pulled up to an H level. There is a delay time in each circuit before signal ⁇ 21 rises at time t2. This period T2 from time t1 to time t2 is a test mode entry period. When signal ⁇ 21 attains an H level, the determination operation of the logic of the output signal of pass/fail confirmation circuit 44 shown in FIG. 46 can be effected. Period T3 following time t2 is the test mode period.
  • row address strobe signal ZRAS rises to an H level.
  • Output signal ⁇ 20j of inverter circuit 110 is driven to an L level, and the output signal of NAND circuit 112 is driven to an H level.
  • the output signal of NOR circuit 113 is pulled down to an L level, and signal ⁇ 20m applied via inverter circuits 114 and 115 attains an L level.
  • the output signal of NAND circuit 117 is pulled up to an H level.
  • latch 119 is formed of, for example, an inverter latch, signal ⁇ 21 is reset to an L level in response to the rise of row address strobe signal ZRAS.
  • latch 119 is formed of a flip-flop
  • signal ⁇ 21 maintains an active state of an H level even if row address strobe signal ZRAS is pulled up to an H level and the remaining signals ZCAS, ZWE and An return to the initial state (H level).
  • signal ⁇ 21 is reset using row address strobe signal ZRAS and column address strobe signal ZCAS with a CBR (CAS before RAS) condition.
  • FIG. 10 shows an example of a structure of VIH detection circuit 116 of FIG. 8.
  • VIH detection circuit 116 includes resistor-connected p channel MOS transistors 116a1-116an connected in series between an input terminal (pad) 42n and an internal node N5, a resistor 116b of high resistance connected between internal node N5 and the ground node, an inverter circuit 116c for inverting a signal on internal node N5, and an inverter circuit 116d for inverting an output signal of inverter circuit 116c.
  • An output signal of VIH detection circuit 116 is output from inverter circuit 116d to be applied to one input of NAND circuit 117 (refer to FIG. 8).
  • MOS transistors 116a1-116an each have an absolute value VTH of the respective threshold voltage. Each channel resistance is set sufficiently lower than that of resistor 116b.
  • VTH the voltage level of signal An applied to input terminal 42n
  • MOS transistors 116a1-116an attains a non-conductive state, so that current does not flow from internal node 42n to internal node N5. In this state, internal node N5 is maintained at an L level by resistor 116b.
  • the voltage level of signal An applied to input terminal 42n becomes higher than n ⁇ VTH, all MOS transistors 116a1-116an conduct, so that current flows from internal terminal 42n to the ground node.
  • MOS transistor 116a1-116an each operate in a resistance mode, each channel resistance is set sufficiently smaller than the resistance value of resistor 116b. Therefore, the potential of internal node N5 rises to an H level according to the value of the current flowing through resistor 116b, and the output signal from inverter circuit 116d is pulled up to an H level. Thus, detection can be made that signal An is set higher than the voltage level of a normal operation mode. An appropriate number of MOS transistors 116a1-116an is provided according to the voltage level to be detected.
  • FIG. 11 shows a structure of a modification of a semiconductor integrated circuit device according to the present invention.
  • a combine (combination) circuit 50 is provided between pass/fail confirmation circuit 44 and output conversion circuit 46.
  • Combination circuit 50 combines a signal ⁇ 25 applied from an input terminal 65 via a signal line 66 and a signal ⁇ 22 provided onto a signal line 45 from pass/fail confirmation circuit 44 to provide the combined signal onto a signal line 51 as a signal ⁇ 26.
  • the remaining structure is similar to that shown in FIGS. 6 and 5.
  • Corresponding components have the same reference characters allotted, and their description will not be repeated.
  • Combination circuit 50 selects either signal ⁇ 25 applied from an input terminal (pad) 65 via a signal line 66 or signal ⁇ 22 from signal line 45 according to output signal ⁇ 22 from pass/fail confirmation circuit 44, to convert the selected signal into a signal corresponding to one logic level and provide the converted signal as signal ⁇ 26.
  • Signal ⁇ 26 applied from combination circuit 50 via signal line 51 is converted into a signal form that is extenally observable and then output to external terminal 67a by output conversion circuit 46.
  • the structure of output conversion circuit 46 is similar to that shown in FIG. 6.
  • Output signal ⁇ 22 from pass/fail confirmation circuit 44 and signal ⁇ 25 applied to a particular input terminal are combined.
  • Signal ⁇ 26 is generated according to the combined result to be applied to output conversion circuit 46. It is therefore possible to reliably identify at which voltage level output signal ⁇ 22 of pass/fail confirmation circuit 44 is set in a fuse blow test mode.
  • FIG. 12 specifically shows a structure of combination circuit 50 of FIG. 11.
  • combination circuit 50 includes a 2-input NAND circuit 94 receiving signal ⁇ 25a corresponding to internal signal ⁇ 25 and signal ⁇ 22 output from pass/fail confirmation circuit 44.
  • Signal ⁇ 25a is generated from signal ⁇ 25 via the cascaded three stages of inverter circuits 91, 92 and 93.
  • the structure of pass/fail confirmation circuit 44 in FIG. 12 is similar to that shown in FIG. 6.
  • signal ⁇ 21 from test mode circuit 41 is set at an H level.
  • output signal ⁇ 22 from pass/fail confirmation circuit 44 attains an L level, and the output signal of NAND circuit 94 constantly attains an H level irrespective of the logic level of signal ⁇ 25 applied to input terminal 65.
  • output signal ⁇ 22 of pass/fail confirmation circuit 44 regularly attains an H level, and NAND circuit 94 functions as an inverter to invert signal ⁇ 25a and transmit the inverted signal onto internal node 67. Therefore, the signal on internal node 67 attains a logic level identical to that of signal ⁇ 25 applied to input terminal 65.
  • fuse element 74 When fuse element 74 is cut off, the logic level of the observable signal applied to external terminal 67a is regularly constant regardless of change in logic level of signal ⁇ 25 applied to input terminal 65. Therefore, fuse element 74 can be reliably identified as being in a cut off state or a non-cut off state in a fuse blow test mode.
  • signal ⁇ 21 attains an L level
  • signal ⁇ 22 attains an H level
  • the logic level of signal ⁇ 26 of internal node 67 is identical to the logic level of signal ⁇ 25 applied to input terminal 65. Therefore, the required test can be executed properly even in the case where signal ⁇ 26 is a signal controlling activation/inactivation of the internal power supply voltage-down converting circuit in output conversion circuit 46 or a signal that changes the voltage level of the internal power supply voltage output from the internal power supply voltage-down converting circuit according to an external power supply voltage in a particular test mode (burn-in mode test).
  • FIG. 13 schematically shows a further structure of a semiconductor integrated circuit device according to the present invention.
  • a select circuit 53 is provided between pass/fail confirmation circuit 44 and output conversion circuit 46 to select signal ⁇ 25 applied to input terminal (pad) 65 or output signal ⁇ 22 of pass/fail confirmation circuit 44 according to output signal ⁇ 21 of test mode circuit 41 to provide the selected signal to output conversion circuit 46 via signal line 54.
  • the remaining structure is similar to that shown in FIGS. 5, 6, and 12, and corresponding components have the same reference characters allotted.
  • Select circuit 53 selects signal ⁇ 22 from pass/fail confirmation circuit 44 to apply the selected signal to output conversion circuit 46 via signal line 54 when a fuse blow test mode is specified.
  • select circuit 53 selects signal ⁇ 25 applied to input terminal 65, which is applied to output conversion circuit 46 via signal line 54.
  • signal ⁇ 22 having a logic level set according to the state of conduction/non-conduction of fuse element 74 is applied to output conversion circuit 46.
  • signal ⁇ 27 on node 28 is output to external terminal 68a in an observable manner by output conversion circuit 46 to detect conduction/non-conduction of fuse element 74 in pass/fail confirmation circuit 44.
  • Select circuit 53 selects and provides to output conversion circuit 46 signal ⁇ 25 applied to input terminal 65 in a mode other than the fuse blow test mode.
  • signal ⁇ 25 is a signal that controls activation/inactivation of the differential amplifier circuit in output conversion circuit 46, for example, or a signal for setting the internal power supply voltage to the level of external power supply voltage Vcc in a stress acceleration operation mode
  • the operation mode of the internal power supply voltage-down converting circuit in output conversion circuit 46 can be properly set according to signal ⁇ 25 applied to internal input terminal 65 in a normal operation mode (in a mode other than fuse blow test mode). Therefore, a test mode other than the fuse blow test mode can be executed reliably.
  • signal ⁇ 21 attains an H level in a fuse blow test mode.
  • signal ⁇ 22 is fixed to an H level.
  • signal ⁇ 22 is set at an L level.
  • FIG. 14 shows an example of a structure of select circuit 53 of FIG. 13.
  • select circuit 53 includes an inverter circuit 53a for inverting output signal ⁇ 21 of test mode circuit 41, a CMOS transmission gate 53b for selectively passing output signal ⁇ 22 of pass/fail confirmation circuit 44 according to signal ⁇ 21 and the output signal of inverter circuit 53a, and a CMOS transmission gate 53c selectively passing through signal ⁇ 25 applied to input terminal 65 according to signal ⁇ 21 and the output signal of inverter circuit 53a.
  • the other output nodes of CMOS transmission gates 53b and 53c are connected together to signal line 45.
  • CMOS transmission gate 53b When signal ⁇ 21 attains an H level and a fuse blow test mode is specified, CMOS transmission gate 53b conducts, whereby signal ⁇ 22 from pass/fail confirmation circuit 44 is transmitted onto signal line 54 as signal ⁇ 27.
  • CMOS transmission gate 53c When signal ⁇ 21 attains an L level to indicate an operation mode other than the fuse blow test mode, CMOS transmission gate 53c conducts. Signal ⁇ 25 applied to input terminal 65 is selected and transmitted onto signal line 54 as signal ⁇ 27.
  • a tristate buffer circuit can be used instead of the structure employing CMOS transmission gates 53b and 53c.
  • a fuse element in a pass/fail confirmation circuit is cut off only in a semiconductor integrated circuit device determined to be an acceptable product in a wafer level test. Since cut off state of the fuse element is externally observable in a fuse blow test mode, identification of conduction/non-conduction of a fuse element can be made easily from the outside world without destroying the molding member in failure analysis.
  • test process can be simplified.
  • a DRAM is taken as an example for a semiconductor integrated circuit device.
  • the semiconductor integrated circuit device to which the present invention is applicable is not limited to a DRAM, and any semiconductor integrated circuit device is employable that is subject to testing at a wafer level and final testing at an individual chip level.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Dram (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
US08/831,034 1996-10-22 1997-04-01 Semiconductor integrated circuit device incorporating fuse-programmable pass/fail identification circuit and pass/fail determination method thereof Expired - Fee Related US5768290A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP8279366A JPH10125742A (ja) 1996-10-22 1996-10-22 半導体集積回路の良否判定方法及び半導体集積回路
JP8-279366 1996-10-22

Publications (1)

Publication Number Publication Date
US5768290A true US5768290A (en) 1998-06-16

Family

ID=17610163

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/831,034 Expired - Fee Related US5768290A (en) 1996-10-22 1997-04-01 Semiconductor integrated circuit device incorporating fuse-programmable pass/fail identification circuit and pass/fail determination method thereof

Country Status (6)

Country Link
US (1) US5768290A (ko)
JP (1) JPH10125742A (ko)
KR (1) KR100233978B1 (ko)
CN (1) CN1143321C (ko)
DE (1) DE19723262A1 (ko)
TW (1) TW371359B (ko)

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1039478A1 (en) * 1999-03-02 2000-09-27 Motorola, Inc. Integrated circiut memory having a fuse detect circuit and method therefor
US6246243B1 (en) * 2000-01-21 2001-06-12 Analog Devices, Inc. Semi-fusible link system
US6258609B1 (en) * 1996-09-30 2001-07-10 Micron Technology, Inc. Method and system for making known good semiconductor dice
US6410352B2 (en) * 1998-09-03 2002-06-25 Micron Technology, Inc. Apparatus and method for testing fuses
WO2002054411A2 (en) * 2000-12-28 2002-07-11 Infineon Technologies Richmond, Lp Method for reading semiconductor die information in a parallel test and burn-in system
US20020092910A1 (en) * 2001-01-17 2002-07-18 Samsung Electronics Co., Ltd. Method and apparatus for detecting defective markings on a semiconductor product
EP1235269A2 (de) * 2001-02-23 2002-08-28 Infineon Technologies AG Wafer-Test- und Markierverfahren für Halbleiterbausteine mit Schmelzstrukturen
US6445558B1 (en) * 1998-07-09 2002-09-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having pseudo-tuning function
US6472897B1 (en) 2000-01-24 2002-10-29 Micro International Limited Circuit and method for trimming integrated circuits
US6479310B1 (en) 2000-01-03 2002-11-12 Motorola, Inc. Method for testing a semiconductor integrated circuit device
US6490701B1 (en) * 1998-02-10 2002-12-03 Micron Technology, Inc. Integrated circuit test mode with externally forced reference voltage
US20030149402A1 (en) * 2002-01-22 2003-08-07 Hans-Josef Gerlach Syringe pump having a piston brake
US20040012406A1 (en) * 2002-07-16 2004-01-22 Mitsubishi Denki Kabushiki Kaisha Device for analyzing failure in semiconductor device provided with internal voltage generating circuit
US6715114B2 (en) * 1999-06-10 2004-03-30 Fujitsu Limited Test method and apparatus for semiconductor device
US20040061517A1 (en) * 2002-09-26 2004-04-01 Susan Stirrat Empirical data based test optimization method
US6737895B2 (en) 2001-07-31 2004-05-18 Infineon Technologies Ag Control signal generating device for driving a plurality of circuit units
US6762969B2 (en) 2002-02-07 2004-07-13 Renesas Technology Corporation Semiconductor integrated circuit and method of manufacturing of semiconductor integrated circuit
US20050030057A1 (en) * 2003-08-04 2005-02-10 Kwang-Il Kim Semiconductor test device using leakage current and compensation system of leakage current
US20050225348A1 (en) * 2002-12-14 2005-10-13 Infineon Technologies Ag Integrated circuit and associated packaged integrated circuit
US20050263605A1 (en) * 2000-12-01 2005-12-01 Hitachi, Ltd. Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip
US20060282725A1 (en) * 2003-09-17 2006-12-14 Martin Kerber Electronic switching circuit, switching circuit test arrangement and method for determining the operativiness of an electronic switching circuit
US7253078B1 (en) 1999-07-22 2007-08-07 National Semiconductor Corporation Method and apparatus for forming an underfill adhesive layer
US20070226556A1 (en) * 2006-03-27 2007-09-27 Via Technologies, Inc. Methods and systems for repairing an integrated circuit device
US7282375B1 (en) * 2004-04-14 2007-10-16 National Semiconductor Corporation Wafer level package design that facilitates trimming and testing
US7301222B1 (en) 2003-02-12 2007-11-27 National Semiconductor Corporation Apparatus for forming a pre-applied underfill adhesive layer for semiconductor wafer level chip-scale packages
EP1892725A2 (en) * 2006-08-25 2008-02-27 Fujitsu Limited Semiconductor integrated circuit and testing method of same
US7423337B1 (en) 2002-08-19 2008-09-09 National Semiconductor Corporation Integrated circuit device package having a support coating for improved reliability during temperature cycling
US20080238468A1 (en) * 2007-03-26 2008-10-02 Qimonda North America Corp. Integrated circuit chip and method for testing an integrated circuit chip
US20080316665A1 (en) * 2007-06-23 2008-12-25 Masiuk Siarhei Delay Time Control Circuit in a Battery Protector to Reduce Delay Time
US20130166979A1 (en) * 2011-12-21 2013-06-27 Advanced Micro Devices, Inc. Methods and Systems for an Automated Test Configuration to Identify Logic Device Defects
US20140062492A1 (en) * 2012-09-06 2014-03-06 Vetco Gray Controls Limited Testing a fuse
US20160320214A1 (en) * 2015-04-30 2016-11-03 International Business Machines Corporation On-chip usable life depletion meter and associated method
US11232826B2 (en) * 2019-05-10 2022-01-25 SK Hynix Inc. Semiconductor device and semiconductor memory apparatus including the semiconductor device
US11373722B2 (en) * 2020-07-09 2022-06-28 SK Hynix Inc. Memory device

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10034878C2 (de) 2000-07-18 2003-12-04 Infineon Technologies Ag Verfahren zum Überprüfen eines Bauelementes und Bauelement mit Testspeicher
KR100464945B1 (ko) * 2000-12-30 2005-01-05 주식회사 하이닉스반도체 내부전압 레벨 트리밍 발생 장치의 퓨즈셋 박스
CN102057287B (zh) * 2008-06-09 2013-08-21 株式会社爱德万测试 测试装置
CN101937835B (zh) * 2010-06-30 2011-12-21 上海华岭集成电路技术有限责任公司 熔丝类晶圆修调参数的方法
KR20120105828A (ko) * 2011-03-16 2012-09-26 삼성전자주식회사 반도체 발광다이오드 칩, 그 제조방법 및 품질관리방법
CN104931823B (zh) * 2015-06-08 2018-09-25 小米科技有限责任公司 电子设备的测试方法及装置
CN108398627B (zh) * 2018-02-06 2020-11-17 珠海市杰理科技股份有限公司 芯片引脚电路、芯片和芯片测试方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4896055A (en) * 1987-03-06 1990-01-23 Kabushiki Kaisha Toshiba Semiconductor integrated circuit technology for eliminating circuits or arrays having abnormal operating characteristics
JPH0554694A (ja) * 1991-08-27 1993-03-05 Seiko Epson Corp 半導体記憶装置
JPH05188118A (ja) * 1992-01-10 1993-07-30 Hitachi Ltd 半導体集積回路及びその機能変更方法
US5617366A (en) * 1994-12-13 1997-04-01 Samsung Electronics Co., Ltd. Method and apparatus for a test control circuit of a semiconductor memory device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2721151B2 (ja) * 1986-04-01 1998-03-04 株式会社東芝 半導体集積回路装置
JP2688976B2 (ja) * 1989-03-08 1997-12-10 三菱電機株式会社 半導体集積回路装置
US5140554A (en) * 1990-08-30 1992-08-18 Texas Instruments Incorporated Integrated circuit fuse-link tester and test method
JPH04119600A (ja) * 1990-09-10 1992-04-21 Mitsubishi Electric Corp テストモード機能内蔵ダイナミックランダムアクセスメモリ装置
US5455517A (en) * 1992-06-09 1995-10-03 International Business Machines Corporation Data output impedance control
JPH0676598A (ja) * 1992-08-28 1994-03-18 Mitsubishi Electric Corp 半導体記憶装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4896055A (en) * 1987-03-06 1990-01-23 Kabushiki Kaisha Toshiba Semiconductor integrated circuit technology for eliminating circuits or arrays having abnormal operating characteristics
JPH0554694A (ja) * 1991-08-27 1993-03-05 Seiko Epson Corp 半導体記憶装置
JPH05188118A (ja) * 1992-01-10 1993-07-30 Hitachi Ltd 半導体集積回路及びその機能変更方法
US5617366A (en) * 1994-12-13 1997-04-01 Samsung Electronics Co., Ltd. Method and apparatus for a test control circuit of a semiconductor memory device

Cited By (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6258609B1 (en) * 1996-09-30 2001-07-10 Micron Technology, Inc. Method and system for making known good semiconductor dice
US6383825B1 (en) 1996-09-30 2002-05-07 Micron Technology, Inc. Method and system for testing semiconductor dice, semiconductor packages and semiconductor wafers
US6490701B1 (en) * 1998-02-10 2002-12-03 Micron Technology, Inc. Integrated circuit test mode with externally forced reference voltage
US6445558B1 (en) * 1998-07-09 2002-09-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having pseudo-tuning function
US6424161B2 (en) 1998-09-03 2002-07-23 Micron Technology, Inc. Apparatus and method for testing fuses
US6410352B2 (en) * 1998-09-03 2002-06-25 Micron Technology, Inc. Apparatus and method for testing fuses
US6762608B2 (en) 1998-09-03 2004-07-13 Micron Technology, Inc. Apparatus and method for testing fuses
US20020163343A1 (en) * 1998-09-03 2002-11-07 Micron Technology, Inc. Apparatus and method for testing fuses
EP1039478A1 (en) * 1999-03-02 2000-09-27 Motorola, Inc. Integrated circiut memory having a fuse detect circuit and method therefor
US6715114B2 (en) * 1999-06-10 2004-03-30 Fujitsu Limited Test method and apparatus for semiconductor device
US7253078B1 (en) 1999-07-22 2007-08-07 National Semiconductor Corporation Method and apparatus for forming an underfill adhesive layer
US6479310B1 (en) 2000-01-03 2002-11-12 Motorola, Inc. Method for testing a semiconductor integrated circuit device
US6246243B1 (en) * 2000-01-21 2001-06-12 Analog Devices, Inc. Semi-fusible link system
US7319346B2 (en) 2000-01-24 2008-01-15 O2Micro International Limited Circuit and method for trimming integrated circuits
US6472897B1 (en) 2000-01-24 2002-10-29 Micro International Limited Circuit and method for trimming integrated circuits
US20080111576A1 (en) * 2000-01-24 2008-05-15 O2Micro International Limited Circuit and Method for Trimming Integrated Circuits
US7436222B2 (en) * 2000-01-24 2008-10-14 O2Micro International Limited Circuit and method for trimming integrated circuits
US7665049B2 (en) 2000-12-01 2010-02-16 Hitachi, Ltd. Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip
US20080028349A1 (en) * 2000-12-01 2008-01-31 Masaya Muranaka Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip
US7282377B2 (en) * 2000-12-01 2007-10-16 Hitachi, Ltd. Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip
US20050263605A1 (en) * 2000-12-01 2005-12-01 Hitachi, Ltd. Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip
WO2002054411A2 (en) * 2000-12-28 2002-07-11 Infineon Technologies Richmond, Lp Method for reading semiconductor die information in a parallel test and burn-in system
WO2002054411A3 (en) * 2000-12-28 2003-04-17 Infineon Technologies Richmond Method for reading semiconductor die information in a parallel test and burn-in system
US20020092910A1 (en) * 2001-01-17 2002-07-18 Samsung Electronics Co., Ltd. Method and apparatus for detecting defective markings on a semiconductor product
DE10108924A1 (de) * 2001-02-23 2002-09-05 Infineon Technologies Ag Wafer-Test- und Markierverfahren für Halbleiterbausteine mit Schmelzstrukturen
EP1235269A2 (de) * 2001-02-23 2002-08-28 Infineon Technologies AG Wafer-Test- und Markierverfahren für Halbleiterbausteine mit Schmelzstrukturen
EP1235269A3 (de) * 2001-02-23 2005-04-13 Infineon Technologies AG Wafer-Test- und Markierverfahren für Halbleiterbausteine mit Schmelzstrukturen
US6737895B2 (en) 2001-07-31 2004-05-18 Infineon Technologies Ag Control signal generating device for driving a plurality of circuit units
US20030149402A1 (en) * 2002-01-22 2003-08-07 Hans-Josef Gerlach Syringe pump having a piston brake
US6967881B2 (en) 2002-02-07 2005-11-22 Renesas Technology Corp. Semiconductor integrated circuit and method of manufacturing of semiconductor integrated circuit
US20040165467A1 (en) * 2002-02-07 2004-08-26 Renesas Technology Corporation Semiconductor integrated circuit and method of manufacturing of semiconductor integrated circuit
US6762969B2 (en) 2002-02-07 2004-07-13 Renesas Technology Corporation Semiconductor integrated circuit and method of manufacturing of semiconductor integrated circuit
US20040012406A1 (en) * 2002-07-16 2004-01-22 Mitsubishi Denki Kabushiki Kaisha Device for analyzing failure in semiconductor device provided with internal voltage generating circuit
US6859061B2 (en) * 2002-07-16 2005-02-22 Renesas Technology Corp. Device for analyzing failure in semiconductor device provided with internal voltage generating circuit
US7423337B1 (en) 2002-08-19 2008-09-09 National Semiconductor Corporation Integrated circuit device package having a support coating for improved reliability during temperature cycling
US20040061517A1 (en) * 2002-09-26 2004-04-01 Susan Stirrat Empirical data based test optimization method
US6907378B2 (en) * 2002-09-26 2005-06-14 Agilent Technologies, Inc. Empirical data based test optimization method
US7233161B2 (en) 2002-12-14 2007-06-19 Infineon Technologies Ag Integrated circuit and associated packaged integrated circuit having an integrated marking apparatus
US20050225348A1 (en) * 2002-12-14 2005-10-13 Infineon Technologies Ag Integrated circuit and associated packaged integrated circuit
US7413927B1 (en) 2003-02-12 2008-08-19 National Semiconductor Corporation Apparatus for forming a pre-applied underfill adhesive layer for semiconductor wafer level chip-scale packages
US7301222B1 (en) 2003-02-12 2007-11-27 National Semiconductor Corporation Apparatus for forming a pre-applied underfill adhesive layer for semiconductor wafer level chip-scale packages
US20070018679A1 (en) * 2003-08-04 2007-01-25 Kwang-Il Kim Semiconductor test device using leakage current and compensation system of leakage current
US20050030057A1 (en) * 2003-08-04 2005-02-10 Kwang-Il Kim Semiconductor test device using leakage current and compensation system of leakage current
US7342408B2 (en) 2003-08-04 2008-03-11 Samsung Electronics Co., Ltd Semiconductor test device using leakage current and compensation system of leakage current
US7116125B2 (en) * 2003-08-04 2006-10-03 Samsung Electronics Co., Ltd. Semiconductor test device using leakage current and compensation system of leakage current
US20060282725A1 (en) * 2003-09-17 2006-12-14 Martin Kerber Electronic switching circuit, switching circuit test arrangement and method for determining the operativiness of an electronic switching circuit
US7403026B2 (en) * 2003-09-17 2008-07-22 Infineon Technologies Ag Electronic switching circuit, switching circuit test arrangement and method for determining the operativeness of an electronic switching circuit
US7282375B1 (en) * 2004-04-14 2007-10-16 National Semiconductor Corporation Wafer level package design that facilitates trimming and testing
US20070226556A1 (en) * 2006-03-27 2007-09-27 Via Technologies, Inc. Methods and systems for repairing an integrated circuit device
US7516375B2 (en) * 2006-03-27 2009-04-07 Via Technologies, Inc. Methods and systems for repairing an integrated circuit device
EP1892725A2 (en) * 2006-08-25 2008-02-27 Fujitsu Limited Semiconductor integrated circuit and testing method of same
EP1892725A3 (en) * 2006-08-25 2009-11-11 Fujitsu Microelectronics Limited Semiconductor integrated circuit and testing method of same
US20080238468A1 (en) * 2007-03-26 2008-10-02 Qimonda North America Corp. Integrated circuit chip and method for testing an integrated circuit chip
US20080316665A1 (en) * 2007-06-23 2008-12-25 Masiuk Siarhei Delay Time Control Circuit in a Battery Protector to Reduce Delay Time
US7679332B2 (en) * 2007-06-23 2010-03-16 Neotec Semiconductor Ltd. Delay time control circuit in a battery protector to reduce delay time
US20130166979A1 (en) * 2011-12-21 2013-06-27 Advanced Micro Devices, Inc. Methods and Systems for an Automated Test Configuration to Identify Logic Device Defects
US8819511B2 (en) * 2011-12-21 2014-08-26 Advanced Micro Devices, Inc. Methods and systems for an automated test configuration to identify logic device defects
US20140062492A1 (en) * 2012-09-06 2014-03-06 Vetco Gray Controls Limited Testing a fuse
US9720043B2 (en) * 2012-09-06 2017-08-01 Ge Oil & Gas Uk Limited Testing a fuse
US20160320214A1 (en) * 2015-04-30 2016-11-03 International Business Machines Corporation On-chip usable life depletion meter and associated method
US9791502B2 (en) * 2015-04-30 2017-10-17 Globalfoundries Inc. On-chip usable life depletion meter and associated method
US11232826B2 (en) * 2019-05-10 2022-01-25 SK Hynix Inc. Semiconductor device and semiconductor memory apparatus including the semiconductor device
US11373722B2 (en) * 2020-07-09 2022-06-28 SK Hynix Inc. Memory device

Also Published As

Publication number Publication date
CN1180930A (zh) 1998-05-06
JPH10125742A (ja) 1998-05-15
TW371359B (en) 1999-10-01
KR19980032076A (ko) 1998-07-25
KR100233978B1 (ko) 1999-12-15
DE19723262A1 (de) 1998-04-30
CN1143321C (zh) 2004-03-24

Similar Documents

Publication Publication Date Title
US5768290A (en) Semiconductor integrated circuit device incorporating fuse-programmable pass/fail identification circuit and pass/fail determination method thereof
US5748543A (en) Self repairing integrated circuit memory devices and methods
KR100273186B1 (ko) Sram 테스트 모드에서 비트 라인 변조를분리 실시하기 위한 회로
US7706202B2 (en) Semiconductor device having electrical fuses with less power consumption and interconnection arrangement
US7307911B1 (en) Apparatus and method for improving sensing margin of electrically programmable fuses
KR0135108B1 (ko) 스트레스 테스트 회로를 포함하는 반도체 메모리 장치
KR0144711B1 (ko) 반도체 메모리장치의 테스트 제어회로 및 방법
US6548884B2 (en) Semiconductor device
JPH07201200A (ja) 半導体メモリ装置のバーンイン制御回路とそれを利用したバーンインテスト方法
JP2000011684A (ja) 入力保護回路、アンチフューズアドレス検出回路および半導体集積回路装置
US7229858B2 (en) Semiconductor wafer and semiconductor device manufacturing method using the same
US5625300A (en) Separate IDDQ -testing of signal path and bias path in an IC
US20090059682A1 (en) Semiconductor memory device having antifuse circuitry
US7697361B2 (en) Apparatus for electrical fuse option in semiconductor integrated circuit
US5848010A (en) Circuit and method for antifuse stress test
US6859067B2 (en) Semiconductor apparatus
US6456546B2 (en) Repair circuit using antifuse
US6417726B1 (en) Semiconductor device capable of adjusting an internal power supply potential in a wide range
US6972612B2 (en) Semiconductor device with malfunction control circuit and controlling method thereof
US7006395B2 (en) Semiconductor integrated circuit
KR19980060724A (ko) 반도체 메모리장치의 dc 신호 측정회로
KR100543192B1 (ko) 프로그래머블 퓨즈 회로 및 그를 구비한 반도체메모리장치
US6850075B1 (en) SRAM self-timed write stress test mode
KR100235968B1 (ko) 리페어된 칩 검출 제어장치
JP2001014886A (ja) 半導体集積回路装置及びその制御方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AKAMATSU, HIROSHI;REEL/FRAME:008492/0736

Effective date: 19970324

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100616