US20170256654A1 - Semiconductor device, manufacturing method thereof, and display device including the semiconductor device - Google Patents

Semiconductor device, manufacturing method thereof, and display device including the semiconductor device Download PDF

Info

Publication number
US20170256654A1
US20170256654A1 US15/444,703 US201715444703A US2017256654A1 US 20170256654 A1 US20170256654 A1 US 20170256654A1 US 201715444703 A US201715444703 A US 201715444703A US 2017256654 A1 US2017256654 A1 US 2017256654A1
Authority
US
United States
Prior art keywords
oxide semiconductor
semiconductor film
film
equal
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/444,703
Other languages
English (en)
Inventor
Shunpei Yamazaki
Junichi Koezuka
Kenichi Okazaki
Yasutaka NAKAZAWA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Assigned to SEMICONDUCTOR ENERGY LABORATORY CO., LTD. reassignment SEMICONDUCTOR ENERGY LABORATORY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOEZUKA, JUNICHI, NAKAZAWA, YASUTAKA, OKAZAKI, KENICHI, YAMAZAKI, SHUNPEI
Publication of US20170256654A1 publication Critical patent/US20170256654A1/en
Priority to US16/787,624 priority Critical patent/US11437524B2/en
Priority to US17/579,857 priority patent/US11869981B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
    • G02B27/01—Head-up displays
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/13338—Input devices, e.g. touch panels
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/13439—Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/1613—Constructional details or arrangements for portable computers
    • G06F1/1633—Constructional details or arrangements of portable computers not specific to the type of enclosures covered by groups G06F1/1615 - G06F1/1626
    • G06F1/1637—Details related to the display arrangement, including those related to the mounting of the display in the housing
    • G06F1/1643—Details related to the display arrangement, including those related to the mounting of the display in the housing the display being associated to a digitizer, e.g. laptops that can be used as penpads
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/1613—Constructional details or arrangements for portable computers
    • G06F1/1633—Constructional details or arrangements of portable computers not specific to the type of enclosures covered by groups G06F1/1615 - G06F1/1626
    • G06F1/1637—Details related to the display arrangement, including those related to the mounting of the display in the housing
    • G06F1/1652—Details related to the display arrangement, including those related to the mounting of the display in the housing the display being flexible, e.g. mimicking a sheet of paper, or rollable
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/0412—Digitisers structurally integrated in a display
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
    • G06F3/0445—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using two or more layers of sensing electrodes, e.g. using two layers of electrodes separated by a dielectric layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/40—OLEDs integrated with touch screens
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
    • G02B27/01—Head-up displays
    • G02B27/017—Head mounted
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134381—Hybrid switching mode, i.e. for applying an electric field with components parallel and orthogonal to the substrates
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13454—Drivers integrated on the active matrix substrate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/10—Materials and properties semiconductor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2203/00—Indexing scheme relating to G06F3/00 - G06F3/048
    • G06F2203/041—Indexing scheme relating to G06F3/041 - G06F3/045
    • G06F2203/04103—Manufacturing, i.e. details related to manufacturing processes specially suited for touch sensitive devices
    • H01L27/3262—

Definitions

  • One embodiment of the present invention relates to a semiconductor device including an oxide semiconductor film and a method for manufacturing the semiconductor device.
  • Another embodiment of the present invention relates to a display device including the semiconductor device.
  • one embodiment of the present invention is not limited to the above technical field.
  • the technical field of one embodiment of the invention disclosed in this specification and the like relates to an object, a method, or a manufacturing method.
  • one embodiment of the present invention relates to a process, a machine, manufacture, or a composition of matter.
  • one embodiment of the present invention relates to a semiconductor device, a display device, a light-emitting device, a power storage device, a memory device, a driving method thereof, or a manufacturing method thereof.
  • a semiconductor device generally means a device that can function by utilizing semiconductor characteristics.
  • a semiconductor element such as a transistor, a semiconductor circuit, an arithmetic device, and a memory device are each one embodiment of a semiconductor device.
  • An imaging device, a display device, a liquid crystal display device, a light-emitting device, an electro-optical device, a power generation device (including a thin film solar cell, an organic thin film solar cell, and the like), and an electronic device may each include a semiconductor device.
  • Patent Document 1 discloses a semiconductor device whose field-effect mobility (in some cases, simply referred to as mobility or ⁇ FE) is improved by stacking a plurality of oxide semiconductor layers, among which the oxide semiconductor layer serving as a channel contains indium and gallium where the proportion of indium is higher than the proportion of gallium.
  • ⁇ FE mobility or ⁇ FE
  • the field-effect mobility of a transistor that uses an oxide semiconductor film as a channel region is preferably as high as possible.
  • the transistor has a problem with its characteristics, that is, the transistor tends to be normally on.
  • “normally on” means a state where a channel exists without application of a voltage to a gate electrode and a current flows through the transistor.
  • oxygen vacancies which are formed in the oxide semiconductor film adversely affect the transistor characteristics.
  • oxygen vacancies formed in the oxide semiconductor film are bonded with hydrogen to serve as carrier supply sources.
  • the carrier supply sources generated in the oxide semiconductor film cause a change in the electrical characteristics, typically, shift in the threshold voltage, of the transistor including the oxide semiconductor film.
  • the amount of oxygen vacancies in the oxide semiconductor film is too large, for example, the threshold voltage of the transistor is shifted in the negative direction, and the transistor has normally-on characteristics.
  • the amount of oxygen vacancies is preferably small or the amount with which the normally-on characteristics are not exhibited.
  • an object of one embodiment of the present invention is to improve field-effect mobility and reliability of a transistor including an oxide semiconductor film. Another object of one embodiment of the present invention is to prevent a change in electrical characteristics of a transistor including an oxide semiconductor film and to improve reliability of the transistor. Another object of one embodiment of the present invention is to provide a semiconductor device with low power consumption. Another object of one embodiment of the present invention is to provide a novel semiconductor device. Another object of one embodiment of the present invention is to provide a novel display device.
  • One embodiment of the present invention is a semiconductor device which includes a gate electrode, an insulating film over the gate electrode, an oxide semiconductor film over the insulating film, and a pair of electrodes over the oxide semiconductor film.
  • the oxide semiconductor film includes a first oxide semiconductor film, a second oxide semiconductor film over the first oxide semiconductor film, and a third oxide semiconductor film over the second oxide semiconductor film.
  • the first oxide semiconductor film, the second oxide semiconductor film, and the third oxide semiconductor film include the same element.
  • the second oxide semiconductor film includes a region having lower crystallinity than one or both of the first oxide semiconductor film and the third oxide semiconductor film.
  • the first oxide semiconductor film, the second oxide semiconductor film, and the third oxide semiconductor film each independently include In, M (M is Al, Ga, Y, or Sn), and Zn.
  • M is Al, Ga, Y, or Sn
  • the second oxide semiconductor film be a composite oxide semiconductor that includes a first region including In a M b Zn c O d (M represents Al, Ga, Y, or Sn and a, b, c, and d each represent a given number) and a second region including In x Zn y O z (x, y, and z each represent a given number).
  • the second oxide semiconductor film include a region thicker than one or both of the first oxide semiconductor film and the third oxide semiconductor film.
  • one or both of the first oxide semiconductor film and the third oxide semiconductor film contain a crystal part, and that the crystal part have c-axis alignment.
  • Another embodiment of the present invention is a display device which includes the semiconductor device of any one of the above-described embodiments, and a display element.
  • Another embodiment of the present invention is a display module which includes the display device and a touch sensor.
  • Another embodiment of the present invention is an electronic device which includes the semiconductor device of any one of the above-described embodiments, the above-described display device, or the above-described display module; and an operation key or a battery.
  • Another embodiment of the present invention is a method for manufacturing a semiconductor device, which includes a step of forming a gate electrode, a step of forming an insulating film over the gate electrode, a step of forming an oxide semiconductor film over the insulating film, and a step of forming a pair of electrodes over the oxide semiconductor film.
  • the step of forming the oxide semiconductor film includes a step of forming a first oxide semiconductor film, a step of forming a second oxide semiconductor film over the first oxide semiconductor film, and a step of forming a third oxide semiconductor film over the second oxide semiconductor film.
  • the first oxide semiconductor film, the second oxide semiconductor film, and the third oxide semiconductor film are successively formed with a sputtering apparatus in a vacuum.
  • the second oxide semiconductor film be formed under a lower oxygen partial pressure than one or both of the first oxide semiconductor film and the third oxide semiconductor film.
  • One embodiment of the present invention can improve field-effect mobility and reliability of a transistor including an oxide semiconductor film.
  • One embodiment of the present invention can prevent a change in electrical characteristics of a transistor including an oxide semiconductor film and improve the reliability of the transistor.
  • One embodiment of the present invention can provide a semiconductor device with low power consumption.
  • One embodiment of the present invention can provide a novel semiconductor device.
  • One embodiment of the present invention can provide a novel display device.
  • FIGS. 1A to 1C are a top view and cross-sectional views illustrating a semiconductor device.
  • FIGS. 2A to 2C are a top view and cross-sectional views illustrating a semiconductor device.
  • FIGS. 3A to 3C are a top view and cross-sectional views illustrating a semiconductor device.
  • FIGS. 4A to 4C are a top view and cross-sectional views illustrating a semiconductor device.
  • FIGS. 5A to 5C are a top view and cross-sectional views illustrating a semiconductor device.
  • FIGS. 6A to 6C are cross-sectional views illustrating a method for manufacturing a semiconductor device.
  • FIGS. 7A to 7C are cross-sectional views illustrating a method for manufacturing a semiconductor device.
  • FIGS. 8A to 8C are cross-sectional views illustrating a method for manufacturing a semiconductor device.
  • FIGS. 9A to 9C are cross-sectional views illustrating a method for manufacturing a semiconductor device.
  • FIGS. 10A and 10B are schematic views illustrating diffusion paths of oxygen or excess oxygen diffused into an oxide semiconductor film.
  • FIGS. 11A and 11B are schematic views illustrating a top structure and a cross-sectional structure of an oxide semiconductor film.
  • FIGS. 12A and 12B are schematic views illustrating a top structure and a cross-sectional structure of an oxide semiconductor film.
  • FIGS. 13A and 13B are schematic views illustrating a top structure and a cross-sectional structure of an oxide semiconductor film.
  • FIGS. 14A and 14B are schematic views illustrating a top structure and a cross-sectional structure of an oxide semiconductor film.
  • FIG. 15 illustrates an atomic ratio of an oxide semiconductor film.
  • FIGS. 16A and 16B illustrate a sputtering apparatus.
  • FIG. 17 is an energy band diagram of a transistor including an oxide semiconductor in a channel region.
  • FIGS. 18A to 18C are cross-sectional TEM images and a cross-sectional HR-TEM image of an oxide semiconductor film.
  • FIGS. 19A to 19C are cross-sectional TEM images and a cross-sectional HR-TEM image of an oxide semiconductor film.
  • FIGS. 20A to 20C are cross-sectional TEM images and a cross-sectional HR-TEM image of an oxide semiconductor film.
  • FIGS. 21A to 21C show XRD measurement results and electron diffraction patterns of an oxide semiconductor film.
  • FIGS. 22A to 22C show XRD measurement results and electron diffraction patterns of an oxide semiconductor film.
  • FIGS. 23A to 23C show XRD measurement results and electron diffraction patterns of an oxide semiconductor film.
  • FIGS. 24A and 24B show electron diffraction patterns.
  • FIG. 25 shows line profiles of an electron diffraction pattern.
  • FIG. 26 illustrates line profiles of electron diffraction patterns and shows relative luminance R of the line profiles and full widths at half maximum of the line profiles.
  • FIGS. 27 A 1 , 27 A 2 , 27 B 1 , 27 B 2 , 27 C 1 , and 27 C 2 show electron diffraction patterns and line profiles.
  • FIG. 28 shows relative luminance estimated from electron diffraction patterns of oxide semiconductor films.
  • FIGS. 29 A 1 , 29 A 2 , 29 B 1 , 29 B 2 , 29 C 1 , and 29 C 2 show cross-sectional TEM images of oxide semiconductor films and cross-sectional TEM images obtained through analysis thereof.
  • FIGS. 30A to 30C show SIMS measurement results of oxide semiconductor films.
  • FIG. 31 is a top view illustrating one mode of a display device.
  • FIG. 32 is a cross-sectional view illustrating one mode of a display device.
  • FIG. 33 is a cross-sectional view illustrating one mode of a display device.
  • FIG. 34 is a cross-sectional view illustrating one mode of a display device.
  • FIG. 35 is a cross-sectional view illustrating one mode of a display device.
  • FIG. 36 is a cross-sectional view illustrating one mode of a display device.
  • FIG. 37 is a cross-sectional view illustrating one mode of a display device.
  • FIGS. 38A to 38C are a block diagram and circuit diagrams illustrating a display device.
  • FIG. 39 illustrates a display module
  • FIGS. 40A to 40E illustrate electronic devices.
  • FIGS. 41A to 41G illustrate electronic devices.
  • FIGS. 42A and 42B are perspective views illustrating a display device.
  • FIGS. 43A and 43B show XRD measurement results of oxide semiconductor films.
  • FIG. 44 shows an EDX mapping image of a cross section of a sample of Example.
  • FIGS. 45A and 45B show BF-STEM images of cross sections of samples of Example.
  • FIGS. 46A and 46B show XRD measurement results of samples of Example and XRD analysis positions.
  • a transistor is an element having at least three terminals of a gate, a drain, and a source.
  • the transistor has a channel region between a drain (a drain terminal, a drain region, or a drain electrode) and a source (a source terminal, a source region, or a source electrode), and current can flow between the drain and the source through the channel region.
  • a drain a drain terminal, a drain region, or a drain electrode
  • a source a source terminal, a source region, or a source electrode
  • source and drain functions of a source and a drain might be switched when transistors having different polarities are employed or a direction of current flow is changed in circuit operation, for example. Therefore, the terms “source” and “drain” can be switched in this specification and the like.
  • the expression “electrically connected” includes the case where components are connected through an “object having any electric function”.
  • an “object having any electric function” is no particular limitation on an “object having any electric function” as long as electric signals can be transmitted and received between components that are connected through the object.
  • Examples of an “object having any electric function” are a switching element such as a transistor, a resistor, an inductor, a capacitor, and elements with a variety of functions as well as an electrode and a wiring.
  • parallel means that the angle formed between two straight lines is greater than or equal to ⁇ 10° and less than or equal to 10°, and accordingly also covers the case where the angle is greater than or equal to ⁇ 5° and less than or equal to 5°.
  • perpendicular means that the angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly also covers the case where the angle is greater than or equal to 85° and less than or equal to 95°.
  • the terms “film” and “layer” can be interchanged with each other.
  • the term “conductive layer” can be changed into the term “conductive film” in some cases.
  • the term “insulating film” can be changed into the term “insulating layer” in some cases.
  • the off-state current in this specification and the like refers to a drain current of a transistor in an off state (also referred to as non-conduction state and cutoff state).
  • the off state of an n-channel transistor means that a voltage (V gs ) between its gate and source is lower than the threshold voltage (V th ), and the off state of a p-channel transistor means that the gate-source voltage V gs is higher than the threshold voltage V th .
  • the off-state current of an n-channel transistor sometimes refers to a drain current that flows when the gate-source voltage V gs is lower than the threshold voltage V th .
  • the off-state current of a transistor depends on V gs in some cases.
  • the off-state current of a transistor is lower than or equal to I” In may mean “there is V gs with which the off-state current of the transistor becomes lower than or equal to I”.
  • the off-state current of a transistor means “the off-state current in an off state at predetermined V gs ”, “the off-state current in an off state at V gs in a predetermined range”, “the off-state current in an off state at V gs with which sufficiently reduced off-state current is obtained”, or the like.
  • the assumption is made of an n-channel transistor where the threshold voltage V th is 0.5 V and the drain current is 1 ⁇ 10 ⁇ 9 A at V gs of 0.5 V, 1 ⁇ 10 ⁇ 13 A at V gs of 0.1 V, 1 ⁇ 10 ⁇ 19 A at V gs of ⁇ 0.5 V, and 1 ⁇ 10 ⁇ 22 A at V gs of ⁇ 0.8 V.
  • the drain current of the transistor is 1 ⁇ 10 ⁇ 19 A or lower at V gs of ⁇ 0.5 V or at V gs in the range of ⁇ 0.8 V to ⁇ 0.5 V; therefore, it can be said that the off-state current of the transistor is 1 ⁇ 10 ⁇ 19 A or lower. Since there is V gs at which the drain current of the transistor is 1 ⁇ 10 ⁇ 22 A or lower, it may be said that the off-state current of the transistor is 1 ⁇ 10 ⁇ 22 A or lower.
  • the off-state current of a transistor with a channel width W is sometimes represented by a current value in relation to the channel width W or by a current value per given channel width (e.g., 1 ⁇ m). In the latter case, the off-state current may be expressed in the unit with the dimension of current per length (e.g., A/ ⁇ m).
  • the off-state current of a transistor depends on temperature in some cases. Unless otherwise specified, the off-state current in this specification may be an off-state current at room temperature, 60° C., 85° C., 95° C., or 125° C. Alternatively, the off-state current may be an off-state current at a temperature at which the reliability required in a semiconductor device or the like including the transistor is ensured or a temperature at which the semiconductor device or the like including the transistor is used (e.g., temperature in the range of 5° C. to 35° C.).
  • an off-state current of a transistor is lower than or equal to I may refer to a situation where there is V gs at which the off-state current of a transistor is lower than or equal to I at room temperature, 60° C., 85° C., 95° C., 125° C., a temperature at which the reliability required in a semiconductor device or the like including the transistor is ensured, or a temperature at which the semiconductor device or the like including the transistor is used (e.g., temperature in the range of 5° C. to 35° C.).
  • the off-state current of a transistor depends on voltage V ds between its drain and source in some cases.
  • the off-state current in this specification may be an off-state current at V ds of 0.1 V, 0.8 V, 1 V, 1.2 V, 1.8 V, 2.5 V, 3 V, 3.3 V, 10 V, 12 V, 16 V, or 20 V.
  • the off-state current might be an off-state current at V ds at which the required reliability of a semiconductor device or the like including the transistor is ensured or V ds at which the semiconductor device or the like including the transistor is used.
  • an off-state current of a transistor is lower than or equal to I may refer to a situation where there is V gs at which the off-state current of a transistor is lower than or equal to I at V ds of 0.1 V, 0.8 V, 1 V, 1.2 V, 1.8 V, 2.5 V, 3 V, 3.3 V, 10 V, 12 V, 16 V, or 20 V, V ds at which the required reliability of a semiconductor device or the like including the transistor is ensured, or V ds at which the semiconductor device or the like including the transistor is used.
  • off-state current a drain may be replaced with a source. That is, the off-state current sometimes refers to a current that flows through a source of a transistor in an off state.
  • the term “leakage current” sometimes expresses the same meaning as off-state current.
  • the off-state current sometimes refers to a current that flows between a source and a drain when a transistor is off, for example.
  • the threshold voltage of a transistor refers to a gate voltage (V g ) at which a channel is formed in the transistor.
  • the threshold voltage of a transistor may refer to a gate voltage (V g ) at which the value of I d [A] ⁇ L [ ⁇ m]/W [ ⁇ m] is 1 ⁇ 10 ⁇ 9 [A] where L is channel length and W is channel width.
  • a “semiconductor” can have characteristics of an “insulator” when the conductivity is sufficiently low, for example. Further, a “semiconductor” and an “insulator” cannot be strictly distinguished from each other in some cases because a border between the “semiconductor” and the “insulator” is not clear. Accordingly, a “semiconductor” in this specification and the like can be called an “insulator” in some cases. Similarly, an “insulator” in this specification and the like can be called a “semiconductor” in some cases. An “insulator” in this specification and the like can be called a “semi-insulator” in some cases.
  • a “semiconductor” can have characteristics of a “conductor” when the conductivity is sufficiently high, for example. Further, a “semiconductor” and a “conductor” cannot be strictly distinguished from each other in some cases because a border between the “semiconductor” and the “conductor” is not clear. Accordingly, a “semiconductor” in this specification and the like can be called a “conductor” in some cases. Similarly, a “conductor” in this specification and the like can be called a “semiconductor” in some cases.
  • an impurity in a semiconductor refers to an element that is not a main component of the semiconductor.
  • an element with a concentration of lower than 0.1 atomic % is an impurity.
  • the semiconductor contains an impurity, the density of states (DOS) may be formed therein, the carrier mobility may be decreased, or the crystallinity may be decreased, for example.
  • the impurity which changes the characteristics of the semiconductor include Group 1 elements, Group 2 elements, Group 13 elements, Group 14 elements, Group 15 elements, and transition metals other than the main components; specific examples include hydrogen (also included in water), lithium, sodium, silicon, boron, phosphorus, carbon, and nitrogen.
  • oxygen vacancies may be formed by entry of impurities such as hydrogen, for example.
  • impurities such as hydrogen, for example.
  • examples of the impurity which changes the characteristics of the semiconductor include oxygen, Group 1 elements except hydrogen, Group 2 elements, Group 13 elements, and Group 15 elements.
  • a metal oxide means an oxide of metal in a broad sense. Metal oxides are classified into an oxide insulator, an oxide conductor (including a transparent oxide conductor), an oxide semiconductor (also simply referred to as an OS), and the like. For example, a metal oxide used in an active layer of a transistor is called an oxide semiconductor in some cases. In other words, an OS FET is a transistor including a metal oxide or an oxide semiconductor.
  • a metal oxide including nitrogen is also called a metal oxide in some cases.
  • a metal oxide including nitrogen may be called a metal oxynitride.
  • CAAC c-axis aligned crystal
  • CAC cloud-aligned composite
  • An oxide semiconductor formed by a sputtering method using the above-mentioned target at a substrate temperature of higher than or equal to 100° C. and lower than or equal to 130° C. is referred to as sIGZO, and an oxide semiconductor formed by a sputtering method using the above-mentioned target with the substrate temperature set at room temperature (R.T.) is referred to as tIGZO.
  • sIGZO has one or both of the nano crystal (nc) crystal structure and the CAAC crystal structure.
  • tIGZO has the nc crystal structure.
  • room temperature (R.T.) herein also refers to a temperature of the time when a substrate is not heated intentionally.
  • CAC-OS or CAC-metal oxide has a function of a conductor in part of the material and has a function of a dielectric (or insulator) in another part of the material; as a whole, CAC-OS or CAC-metal oxide has a function of a semiconductor.
  • the conductor has a function of letting electrons (or holes) serving as carriers flow
  • the dielectric has a function of not letting electrons serving as carriers flow.
  • CAC-OS or CAC-metal oxide includes conductor regions and dielectric regions.
  • the conductor regions have the above-described function of the conductor, and the dielectric regions have the above-described function of the dielectric.
  • the conductor regions and the dielectric regions in the material are separated at the nanoparticle level.
  • the conductor regions and the dielectric regions are unevenly distributed in the material. When observed, the conductor regions are coupled in a cloud-like manner with their boundaries blurred, in some cases.
  • CAC-OS or CAC-metal oxide can be called a matrix composite or a metal matrix composite.
  • the conductor regions and the dielectric regions each have a size of greater than or equal to 0.5 nm and less than or equal to 10 nm, preferably greater than or equal to 0.5 nm and less than or equal to 3 nm and are dispersed in the material, in some cases.
  • FIGS. 1A to 1C a semiconductor device of one embodiment of the present invention and a manufacturing method of the semiconductor device are described with reference to FIGS. 1A to 1C , FIGS. 2A to 2C , FIGS. 3A to 3C , FIGS. 4A to 4C , FIGS. 5A to 5C , FIGS. 6A to 6C , FIGS. 7A to 7C , FIGS. 8A to 8C , FIGS. 9A to 9C , and FIGS. 10A and 10B .
  • FIG. 1A is a top view of a transistor 100 that is a semiconductor device of one embodiment of the present invention.
  • FIG. 1B is a cross-sectional view taken along a dashed dotted line X1-X2 in FIG. 1A
  • FIG. 1C is a cross-sectional view taken along a dashed dotted line Y1-Y2 in FIG. 1A .
  • some components of the transistor 100 e.g., an insulating film serving as a gate insulating film
  • the direction of the dashed dotted line X1-X2 may be referred to as a channel length direction
  • the direction of the dashed dotted line Y1-Y2 may be referred to as a channel width direction.
  • FIG. 1A some components are not illustrated in some cases in top views of transistors described below.
  • the transistor 100 includes a conductive film 104 over a substrate 102 , an insulating film 106 over the substrate 102 and the conductive film 104 , an oxide semiconductor film 108 over the insulating film 106 , a conductive film 112 a over the oxide semiconductor film 108 , and a conductive film 112 b over the oxide semiconductor film 108 . Furthermore, an insulating film 114 , an insulating film 116 over the insulating film 114 , and an insulating film 118 over the insulating film 116 are formed over the transistor 100 , specifically over the oxide semiconductor film 108 , the conductive film 112 a, and the conductive film 112 b.
  • the transistor 100 is what is called a channel-etched transistor.
  • the oxide semiconductor film 108 includes an oxide semiconductor film 108 _ 1 over the insulating film 106 , an oxide semiconductor film 108 _ 2 over the oxide semiconductor film 108 _ 1 , and an oxide semiconductor film 108 _ 3 over the oxide semiconductor film 108 _ 2 .
  • the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 include the same element.
  • the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 each independently include In, M (M is Al, Ga, Y, or Sn), and Zn.
  • the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 preferably each independently include a region in which the atomic proportion of In is higher than the atomic proportion of M.
  • M ranges from 1.5 to 2.5 and Zn ranges from 2 to 4.
  • the compositions of the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 are substantially the same as described above, they can be formed using the same sputtering target and the manufacturing cost can be thus reduced.
  • the transistor 100 can have high field-effect mobility. Specifically, the field-effect mobility of the transistor 100 can exceed 10 cm 2 /Vs, preferably exceed 30 cm 2 /Vs.
  • the use of the transistor with high field-effect mobility in a gate driver that generates a gate signal allows a display device to have a narrow frame.
  • the use of the transistor with high field-effect mobility in a source driver (particularly in a demultiplexer connected to an output terminal of a shift register included in a source driver) that is included in a display device and supplies a signal from a signal line can reduce the number of wirings connected to the display device.
  • the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 each independently include a region in which the atomic proportion of In is higher than the atomic proportion of M, the field-effect mobility might be low if the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 have high crystallinity.
  • the oxide semiconductor film 108 _ 2 includes a region having lower crystallinity than one or both of the oxide semiconductor film 108 _ 1 and the oxide semiconductor film 108 _ 3 .
  • the crystallinity of the oxide semiconductor film 108 can be determined by analysis by X-ray diffraction (XRD) or with a transmission electron microscope (TEM).
  • the oxide semiconductor film 108 _ 2 has a region with low crystallinity, the following effects can be achieved.
  • Oxygen vacancies formed in the oxide semiconductor film 108 adversely affect the transistor characteristics and therefore cause a problem.
  • oxygen vacancies formed in the oxide semiconductor film 108 are bonded to hydrogen to serve as a carrier supply source.
  • the carrier supply source generated in the oxide semiconductor film 108 causes a change in the electrical characteristics, typically, shift in the threshold voltage, of the transistor 100 including the oxide semiconductor film 108 . Therefore, it is preferable that the amount of oxygen vacancies in the oxide semiconductor film 108 be as small as possible.
  • one embodiment of the present invention is a structure in which insulating films in the vicinity of the oxide semiconductor film 108 , specifically the insulating films 114 and 116 formed over the oxide semiconductor film 108 , include excess oxygen. Oxygen or excess oxygen is transferred from the insulating films 114 and 116 to the oxide semiconductor film 108 , whereby the oxygen vacancies in the oxide semiconductor film can be reduced.
  • FIGS. 10A and 10B are schematic views illustrating the diffusion paths of oxygen or excess oxygen diffused into the oxide semiconductor film 108 .
  • FIG. 10A is the schematic view in the channel length direction and
  • FIG. 10B is the schematic view in the channel width direction.
  • Oxygen or excess oxygen of the insulating films 114 and 116 is diffused to the oxide semiconductor film 108 _ 2 and the oxide semiconductor film 108 _ 1 from above, i.e., through the oxide semiconductor film 108 _ 3 (Route 1 in FIGS. 10A and 10B ).
  • oxygen or excess oxygen of the insulating films 114 and 116 is diffused into the oxide semiconductor film 108 through the side surfaces of the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 (Route 2 in FIG. 10B ).
  • the oxide semiconductor film 108 _ 2 includes a region having lower crystallinity than the oxide semiconductor film 108 _ 1 and the oxide semiconductor film 108 _ 3 , the region serves as a diffusion path of excess oxygen, so that excess oxygen can also be diffused to the oxide semiconductor film 108 _ 1 and the oxide semiconductor film 108 _ 3 that have higher crystallinity than the oxide semiconductor film 108 _ 2 by Route 2 shown in FIG. 10B . It is thus preferable that the oxide semiconductor film 108 _ 2 be thicker than the oxide semiconductor film 108 _ 1 and the oxide semiconductor film 108 _ 3 to widen the oxygen diffusion path.
  • the oxygen or excess oxygen might also be diffused from the insulating film 106 into the oxide semiconductor film 108 .
  • a stacked-layer structure that includes the oxide semiconductor films having different crystal structures is formed in a semiconductor device of one embodiment of the present invention and the region with low crystallinity serves as a diffusion path of excess oxygen, whereby the semiconductor device can be highly reliable.
  • the reliability might be lowered because of attachment or entry of impurities (e.g., hydrogen or moisture) to the back channel side of the oxide semiconductor film, i.e., a region corresponding to the oxide semiconductor film 108 _ 3 .
  • impurities e.g., hydrogen or moisture
  • Impurities such as hydrogen or moisture entering the oxide semiconductor film 108 adversely affect the transistor characteristics and therefore cause a problem. Therefore, it is preferable that the amount of impurities such as hydrogen or moisture in the oxide semiconductor film 108 be as small as possible.
  • the oxide semiconductor films over and under the oxide semiconductor film have higher crystallinity to inhibit entry of impurities to the oxide semiconductor film 108 .
  • the higher crystallinity of the oxide semiconductor film 108 _ 3 can inhibit damage at the time of processing the conductive films 112 a and 112 b.
  • the surface of the oxide semiconductor film 108 i.e., the surface of the oxide semiconductor film 108 _ 3 is exposed to an etchant or an etching gas at the time of processing the conductive films 112 a and 112 b.
  • the oxide semiconductor film 108 _ 3 includes a region with high crystallinity, it serves as an etching stopper.
  • the oxide semiconductor film 108 an oxide semiconductor film in which the impurity concentration is low and the density of defect states is low, in which case the transistor can have more excellent electrical characteristics.
  • the state in which the impurity concentration is low and the density of defect states is low (the amount of oxygen vacancies is small) is referred to as “highly purified intrinsic” or “substantially highly purified intrinsic”.
  • a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has few carrier generation sources, and thus can have a low carrier density.
  • a transistor in which a channel region is formed in the oxide semiconductor film rarely has a negative threshold voltage (is rarely normally on).
  • a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has a low density of defect states and accordingly has a low density of trap states in some cases. Furthermore, the highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has an extremely low off-state current; even when an element has a channel width W of 1 ⁇ 10 6 ⁇ m and a channel length L of 10 ⁇ m, the off-state current can be less than or equal to the measurement limit of a semiconductor parameter analyzer, that is, less than or equal to 1 ⁇ 10 ⁇ 13 A, at a voltage (drain voltage) between a source electrode and a drain electrode of from 1 V to 10 V.
  • the oxide semiconductor film 108 _ 2 By including a region having lower crystallinity than the oxide semiconductor film 108 _ 1 and the oxide semiconductor film 108 _ 3 , the oxide semiconductor film 108 _ 2 sometimes has a high carrier density.
  • the Fermi level is sometimes high relative to the conduction band of the oxide semiconductor film 108 _ 2 .
  • This lowers the conduction band minimum of the oxide semiconductor film 108 _ 2 so that the energy difference between the conduction band minimum of the oxide semiconductor film 108 _ 2 and the trap level, which might be formed in a gate insulating film (here, the insulating film 106 ), is increased in some cases.
  • the increase of the energy difference can reduce trap of charges in the gate insulating film and reduce variation in the threshold voltage of the transistor, in some cases.
  • the oxide semiconductor film 108 _ 2 has a high carrier density, the oxide semiconductor film 108 can have high field-effect mobility.
  • a composite oxide semiconductor that includes a first region containing In a M b Zn c O d (M represents Al, Ga, Y, or Sn and a, b, c, and d each represent a given number) and a second region containing In x Zn y O z (x, y, and z each represent a given number) as the oxide semiconductor film 108 _ 2 .
  • M represents Al, Ga, Y, or Sn and a, b, c, and d each represent a given number
  • a second region containing In x Zn y O z (x, y, and z each represent a given number) as the oxide semiconductor film 108 _ 2 The details of the composite oxide semiconductor film will be described in Embodiment 2.
  • the insulating film 106 functions as a gate insulating film of the transistor 100
  • the insulating films 114 , 116 , and 118 function as protective insulating films of the transistor 100 .
  • the conductive film 104 functions as a gate electrode
  • the conductive film 112 a functions as a source electrode
  • the conductive film 112 b functions as a drain electrode.
  • the insulating film 106 is referred to as a first insulating film
  • the insulating films 114 and 116 are collectively referred to as a second insulating film
  • the insulating film 118 is referred to as a third insulating film.
  • the substrate 102 there is no particular limitation on a material and the like of the substrate 102 as long as the material has heat resistance high enough to withstand at least heat treatment to be performed later.
  • a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like may be used as the substrate 102 .
  • a single crystal semiconductor substrate or a polycrystalline semiconductor substrate of silicon or silicon carbide, a compound semiconductor substrate of silicon germanium, an SOI substrate, or the like can be used, or any of these substrates provided with a semiconductor element may be used as the substrate 102 .
  • a glass substrate having any of the following sizes can be used: the 6 th generation (1500 mm ⁇ 1850 mm), the 7th generation (1870 mm ⁇ 2200 mm), the 8th generation (2200 mm ⁇ 2400 mm), the 9th generation (2400 mm ⁇ 2800 mm), and the 10th generation (2950 mm ⁇ 3400 mm).
  • the 6 th generation (1500 mm ⁇ 1850 mm
  • the 7th generation (1870 mm ⁇ 2200 mm
  • the 8th generation (2200 mm ⁇ 2400 mm
  • the 9th generation (2400 mm ⁇ 2800 mm the 9th generation
  • 10th generation 2950 mm ⁇ 3400 mm
  • a flexible substrate may be used as the substrate 102 , and the transistor 100 may be provided directly on the flexible substrate.
  • a separation layer may be provided between the substrate 102 and the transistor 100 . The separation layer can be used when part or the whole of a semiconductor device formed over the separation layer is separated from the substrate 102 and transferred onto another substrate. In such a case, the transistor 100 can be transferred to a substrate having low heat resistance or a flexible substrate as well.
  • the conductive film 104 functioning as a gate electrode and the conductive films 112 a and 112 b functioning as a source electrode and a drain electrode can each be formed using a metal element selected from chromium (Cr), copper (Cu), aluminum (Al), gold (Au), silver (Ag), zinc (Zn), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), manganese (Mn), nickel (Ni), iron (Fe), and cobalt (Co); an alloy including any of these metal elements as its component; an alloy including a combination of any of these metal elements; or the like.
  • a metal element selected from chromium (Cr), copper (Cu), aluminum (Al), gold (Au), silver (Ag), zinc (Zn), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), manganese (Mn), nickel (Ni), iron (Fe), and cobalt (Co); an alloy including
  • the conductive films 104 , 112 a, and 112 b can be formed using an oxide conductor or an oxide semiconductor, such as an oxide including indium and tin (In—Sn oxide), an oxide including indium and tungsten (In—W oxide), an oxide including indium, tungsten, and zinc (In—W—Zn oxide), an oxide including indium and titanium (In—Ti oxide), an oxide including indium, titanium, and tin (In—Ti—Sn oxide), an oxide including indium and zinc (In—Zn oxide), an oxide including indium, tin, and silicon (In—Sn—Si oxide), or an oxide including indium, gallium, and zinc (In—Ga—Zn oxide).
  • an oxide conductor or an oxide semiconductor such as an oxide including indium and tin (In—Sn oxide), an oxide including indium and tungsten (In—W oxide), an oxide including indium, tungsten, and zinc (In—W—Zn oxide), an oxide including indium and titanium (In—T
  • an oxide conductor is described.
  • an oxide conductor may be referred to as OC.
  • oxygen vacancies are formed in an oxide semiconductor, and then hydrogen is added to the oxygen vacancies, so that a donor level is formed in the vicinity of the conduction band.
  • This increases the conductivity of the oxide semiconductor; accordingly, the oxide semiconductor becomes a conductor.
  • the oxide semiconductor having become a conductor can be referred to as an oxide conductor.
  • Oxide semiconductors generally transmit visible light because of their large energy gap. Since an oxide conductor is an oxide semiconductor having a donor level in the vicinity of the conduction band, the influence of absorption due to the donor level is small in an oxide conductor, and an oxide conductor has a visible light transmitting property comparable to that of an oxide semiconductor.
  • a Cu—X alloy film (X is Mn, Ni, Cr, Fe, Co, Mo, Ta, or Ti) may be used for the conductive films 104 , 112 a, and 112 b.
  • X is Mn, Ni, Cr, Fe, Co, Mo, Ta, or Ti
  • the use of a Cu—X alloy film results in lower manufacturing costs because the film can be processed by wet etching.
  • any one or more elements selected from copper, titanium, tungsten, tantalum, and molybdenum are preferably included in the conductive films 112 a and 112 b.
  • a tantalum nitride film is preferably used for the conductive films 112 a and 112 b.
  • a tantalum nitride film has conductivity and a high barrier property against copper or hydrogen. Because a tantalum nitride film releases little hydrogen from itself, it can be favorably used as the conductive film in contact with the oxide semiconductor film 108 or the conductive film in the vicinity of the oxide semiconductor film 108 . It is favorable to use a copper film for the conductive films 112 a and 112 b because the resistance of the conductive films 112 a and 112 b can be reduced.
  • the conductive films 112 a and 112 b can be formed by electroless plating.
  • a material that can be deposited by electroless plating for example, one or more elements selected from Cu, Ni, Al, Au, Sn, Co, Ag, and Pd can be used. It is further favorable to use Cu or Ag because the resistance of the conductive film can be reduced.
  • an insulating layer including at least one of the following films formed by a plasma enhanced chemical vapor deposition (PECVD) method, a sputtering method, or the like can be used: a silicon oxide film, a silicon oxynitride film, a silicon nitride oxide film, a silicon nitride film, an aluminum oxide film, a hafnium oxide film, an yttrium oxide film, a zirconium oxide film, a gallium oxide film, a tantalum oxide film, a magnesium oxide film, a lanthanum oxide film, a cerium oxide film, and a neodymium oxide film.
  • PECVD plasma enhanced chemical vapor deposition
  • the insulating film 106 that is in contact with the oxide semiconductor film 108 functioning as a channel region of the transistor 100 is preferably an oxide insulating film and preferably includes a region including oxygen in excess of the stoichiometric composition (oxygen-excess region).
  • the insulating film 106 is an insulating film capable of releasing oxygen.
  • the insulating film 106 is formed in an oxygen atmosphere, or the deposited insulating film 106 is subjected to heat treatment in an oxygen atmosphere, for example.
  • hafnium oxide has higher dielectric constant than silicon oxide and silicon oxynitride. Therefore, the insulating film 106 using hafnium oxide can have a larger thickness than the insulating film 106 using silicon oxide, so that leakage current due to tunnel current can be low. That is, it is possible to provide a transistor with a low off-state current.
  • hafnium oxide having a crystal structure has a higher dielectric constant than hafnium oxide having an amorphous structure. Therefore, it is preferable to use hafnium oxide having a crystal structure, in order to provide a transistor with a low off-state current. Examples of the crystal structure include a monoclinic crystal structure and a cubic crystal structure. Note that one embodiment of the present invention is not limited to the above examples.
  • a layered film of a silicon nitride film and a silicon oxide film is formed as the insulating film 106 .
  • the silicon nitride film has a higher dielectric constant than a silicon oxide film and needs a larger thickness for capacitance equivalent to that of the silicon oxide film.
  • the thickness of the insulating film can be increased. This makes it possible to reduce a decrease in withstand voltage of the transistor 100 and furthermore to increase the withstand voltage, thereby reducing electrostatic discharge damage to the transistor 100 .
  • the oxide semiconductor film 108 can be formed using the materials described above.
  • the oxide semiconductor film 108 includes In-M-Zn oxide
  • the atomic ratio of metal elements of a sputtering target used for forming the In-M-Zn oxide satisfy In>M.
  • the oxide semiconductor film 108 is formed of In-M-Zn oxide
  • a target including polycrystalline In-M-Zn oxide as the sputtering target.
  • the use of the target including polycrystalline In-M-Zn oxide facilitates formation of the oxide semiconductor film 108 having crystallinity. Note that the atomic ratio of metal elements in the formed oxide semiconductor film 108 varies from the above atomic ratios of metal elements of the sputtering targets in a range of ⁇ 40%.
  • the atomic ratio of In to Ga to Zn in the formed oxide semiconductor film 108 may be 4:2:3 or in the neighborhood of 4:2:3.
  • the energy gap of the oxide semiconductor film 108 is 2 eV or more, preferably 2.5 eV or more. With the use of an oxide semiconductor having such a wide energy gap, the off-state current of the transistor 100 can be reduced.
  • the oxide semiconductor film 108 preferably has a non-single-crystal structure.
  • the non-single-crystal structure include a c-axis-aligned crystalline oxide semiconductor (CAAC-OS) which is described later, a polycrystalline structure, a microcrystalline structure, and an amorphous structure.
  • CAAC-OS c-axis-aligned crystalline oxide semiconductor
  • the amorphous structure has the highest density of defect states, whereas the CAAC-OS has the lowest density of defect states.
  • the insulating films 114 and 116 function as protective insulating films for the transistor 100 .
  • the insulating films 114 and 116 each have a function of supplying oxygen to the oxide semiconductor film 108 . That is, the insulating films 114 and 116 contain oxygen.
  • the insulating film 114 is an insulating film that allows oxygen to pass therethrough. Note that the insulating film 114 also functions as a film that relieves damage to the oxide semiconductor film 108 at the time of forming the insulating film 116 in a later step.
  • ESR electron spin resonance
  • the insulating film 114 can be formed using an oxide insulating film having a low density of states due to nitrogen oxide.
  • the density of states due to nitrogen oxide can be formed between the energy of the valence band maximum (E v _ os ) and the energy of the conduction band minimum (E c _ os ) of the oxide semiconductor film.
  • a silicon oxynitride film that releases less nitrogen oxide, an aluminum oxynitride film that releases less nitrogen oxide, and the like can be used as the above oxide insulating film.
  • a silicon oxynitride film that releases less nitrogen oxide is a film which releases ammonia more than nitrogen oxide in thermal desorption spectroscopy (TDS) analysis; the amount of released ammonia is typically greater than or equal to 1 ⁇ 10 18 cm ⁇ 3 and less than or equal to 5 ⁇ 10 19 cm ⁇ 3 .
  • the amount of released ammonia is the amount of ammonia released by heat treatment with which the surface temperature of a film becomes higher than or equal to 50° C. and lower than or equal to 650° C., preferably higher than or equal to 50° C. and lower than or equal to 550° C.
  • Nitrogen oxide (NO x ; x is greater than 0 and less than or equal to 2, preferably greater than or equal to 1 and less than or equal to 2), typically NO 2 or NO, forms levels in the insulating film 114 , for example.
  • the level is positioned in the energy gap of the oxide semiconductor film 108 . Therefore, when nitrogen oxide is diffused to the interface between the insulating film 114 and the oxide semiconductor film 108 , an electron is in some cases trapped by the level on the insulating film 114 side. As a result, the trapped electron remains in the vicinity of the interface between the insulating film 114 and the oxide semiconductor film 108 ; thus, the threshold voltage of the transistor is shifted in the positive direction.
  • Nitrogen oxide reacts with ammonia and oxygen in heat treatment. Since nitrogen oxide included in the insulating film 114 reacts with ammonia included in the insulating film 116 in heat treatment, nitrogen oxide included in the insulating film 114 is reduced. Therefore, an electron is hardly trapped at the interface between the insulating film 114 and the oxide semiconductor film 108 .
  • the insulating film 114 can reduce the shift in the threshold voltage of the transistor, which leads to a smaller change in the electrical characteristics of the transistor.
  • the split width of the first and second signals and the split width of the second and third signals that are obtained by ESR measurement using an X-band are each approximately 5 mT.
  • the sum of the spin densities of the first signal that appears at a g-factor of greater than or equal to 2.037 and less than or equal to 2.039, the second signal that appears at a g-factor of greater than or equal to 2.001 and less than or equal to 2.003, and the third signal that appears at a g-factor of greater than or equal to 1.964 and less than or equal to 1.966 is lower than 1 ⁇ 10 18 spins/cm 3 , typically higher than or equal to 1 ⁇ 10 17 spins/cm 3 and lower than 1 ⁇ 10 18 spins/cm 3 .
  • the sum of the spin densities of the first signal that appears at a g-factor of greater than or equal to 2.037 and less than or equal to 2.039, the second signal that appears at a g-factor of greater than or equal to 2.001 and less than or equal to 2.003, and the third signal that appears at a g-factor of greater than or equal to 1.964 and less than or equal to 1.966 corresponds to the sum of the spin densities of signals attributed to nitrogen oxide (NO x ; x is greater than 0 and less than or equal to 2, preferably greater than or equal to 1 and less than or equal to 2).
  • nitrogen oxide include nitrogen monoxide and nitrogen dioxide.
  • the lower the total spin density of the first signal that appears at a g-factor of greater than or equal to 2.037 and less than or equal to 2.039, the second signal that appears at a g-factor of greater than or equal to 2.001 and less than or equal to 2.003, and the third signal that appears at a g-factor of greater than or equal to 1.964 and less than or equal to 1.966 is, the lower the content of nitrogen oxide in the oxide insulating film is.
  • the concentration of nitrogen of the above oxide insulating film measured by SIMS is lower than or equal to 6 ⁇ 10 20 atoms/cm 3 .
  • the above oxide insulating film is formed by a PECVD method at a substrate temperature higher than or equal to 220° C. and lower than or equal to 350° C. using silane and dinitrogen monoxide, whereby a dense and hard film can be formed.
  • the insulating film 116 is an oxide insulating film which contains oxygen at a higher proportion than the stoichiometric composition. Part of oxygen is released from the above oxide insulating film by heating.
  • the amount of oxygen released from the oxide insulating film in TDS is more than or equal to 1.0 ⁇ 10 19 atoms/cm 3 , preferably more than or equal to 3.0 ⁇ 10 20 atoms/cm 3 .
  • the amount of released oxygen is the total amount of oxygen released by heat treatment in a temperature range of 50° C. to 650° C. or 50° C. to 550° C. in TDS.
  • the amount of released oxygen is the total amount of released oxygen converted into oxygen atoms in TDS.
  • the insulating film 116 is provided more apart from the oxide semiconductor film 108 than the insulating film 114 is; thus, the insulating film 116 may have higher density of defects than the insulating film 114 .
  • the insulating films 114 and 116 can be formed using insulating films formed of the same kinds of materials; thus, a boundary between the insulating films 114 and 116 cannot be clearly observed in some cases.
  • the boundary between the insulating films 114 and 116 is shown by a dashed line.
  • a two-layer structure of the insulating films 114 and 116 is described in this embodiment, the present invention is not limited to this. For example, a single-layer structure of only the insulating film 114 or a layered structure of three or more layers may be employed.
  • the insulating film 118 functions as a protective insulating film for the transistor 100 .
  • the insulating film 118 includes one or both of hydrogen and nitrogen. Alternatively, the insulating film 118 includes nitrogen and silicon.
  • the insulating film 118 has a function of blocking oxygen, hydrogen, water, alkali metal, alkaline earth metal, or the like. The provision of the insulating film 118 makes it possible to prevent outward diffusion of oxygen from the oxide semiconductor film 108 , outward diffusion of oxygen included in the insulating films 114 and 116 , and entry of hydrogen, water, or the like into the oxide semiconductor film 108 from the outside.
  • a nitride insulating film for example, can be used as the insulating film 118 .
  • the nitride insulating film is formed using silicon nitride, silicon nitride oxide, aluminum nitride, aluminum nitride oxide, or the like.
  • films such as the conductive films, the insulating films, and the oxide semiconductor film described above can be formed by a sputtering method or a PECVD method
  • such films may be formed by another method, e.g., a thermal chemical vapor deposition (CVD) method.
  • CVD thermal chemical vapor deposition
  • MOCVD metal organic chemical vapor deposition
  • ALD atomic layer deposition
  • a thermal CVD method has an advantage that no defect due to plasma damage is generated since it does not utilize plasma for forming a film.
  • a source gas is introduced into a chamber, the chamber is set at an atmospheric pressure or a reduced pressure, and a film is deposited on a substrate.
  • a source gas is introduced into a chamber, the chamber is set at an atmospheric pressure or a reduced pressure, and a film is deposited on a substrate.
  • the variety of films such as the conductive films, the insulating films, and the oxide semiconductor film in this embodiment can be formed by a thermal CVD method such as an MOCVD method or an ALD method.
  • a thermal CVD method such as an MOCVD method or an ALD method.
  • trimethylindium, trimethylgallium, and dimethylzinc are used.
  • the chemical formula of trimethylindium is In(CH 3 ) 3 .
  • the chemical formula of trimethylgallium is Ga(CH 3 ) 3 .
  • the chemical formula of dimethylzinc is Zn(CH 3 ) 2 .
  • triethylgallium (chemical formula: Ga(C 2 H 5 ) 3 ) can be used instead of trimethylgallium
  • diethylzinc (chemical formula: Zn(C 2 H 5 ) 2 ) can be used instead of dimethylzinc.
  • a hafnium oxide film is formed by a deposition apparatus using an ALD method
  • two kinds of gases that is, ozone (O 3 ) as an oxidizer and a source gas that is obtained by vaporizing liquid containing a solvent and a hafnium precursor compound (e.g., a hafnium alkoxide or a hafnium amide such as tetrakis(dimethylamide)hafnium (TDMAH))
  • a hafnium precursor compound e.g., a hafnium alkoxide or a hafnium amide such as tetrakis(dimethylamide)hafnium (TDMAH)
  • TDMAH tetrakis(dimethylamide)hafnium
  • the chemical formula of tetrakis(dimethylamide)hafnium is Hf[N(CH 3 ) 2 ] 4 .
  • another material liquid include tetrakis(ethyl
  • an aluminum oxide film is formed by a deposition apparatus using an ALD method
  • two kinds of gases that is, H 2 O as an oxidizer and a source gas that is obtained by vaporizing liquid containing a solvent and an aluminum precursor compound (e.g., trimethylaluminum (TMA))
  • TMA trimethylaluminum
  • the chemical formula of trimethylaluminum is Al(CH 3 ) 3
  • another material liquid include tris(dimethylamide)aluminum, triisobutylaluminum, and aluminum tris(2,2,6,6-tetramethyl-3,5-heptanedionate).
  • hexachlorodisilane is adsorbed on a surface where a film is to be formed, chlorine included in the adsorbate is removed, and radicals of an oxidizing gas (e.g., O 2 or dinitrogen monoxide) are supplied to react with the adsorbate.
  • an oxidizing gas e.g., O 2 or dinitrogen monoxide
  • a first tungsten film is formed using a WF 6 gas and a B 2 H 6 gas, and then a second tungsten film is formed using a WF 6 gas and an H 2 gas.
  • a SiH 4 gas may be used instead of a B 2 H 6 gas.
  • an oxide semiconductor film e.g., an In—Ga—Zn—O film
  • an InO layer is formed using an In(CH 3 ) 3 gas and an O 3 gas
  • a GaO layer is formed using a Ga(CH 3 ) 3 gas and an O 3 gas
  • a ZnO layer is formed using a Zn(CH 3 ) 2 gas and an O 3 gas.
  • a mixed compound layer such as an In—Ga—O layer, an In—Zn—O layer, or a Ga—Zn—O layer may be formed by mixing these gases.
  • an H 2 O gas that is obtained by bubbling water with an inert gas such as Ar may be used instead of an O 3 gas, it is preferable to use an O 3 gas, which does not contain H.
  • an In(CH 3 ) 3 gas instead of an In(CH 3 ) 3 gas, an In(C 2 H 5 ) 3 gas may be used.
  • a Ga(CH 3 ) 3 gas instead of a Ga(C 2 H 5 ) 3 gas may be used.
  • a Zn(CH 3 ) 2 gas may be used.
  • FIGS. 1A to 1C variations of the transistor 100 illustrated in in FIGS. 1A to 1C are described with reference to FIGS. 2A to 2C , FIGS. 3A to 3C , FIGS. 4A to 4C , and FIGS. 5A to 5C .
  • FIG. 2A is a top view of a transistor 100 A that is a semiconductor device of one embodiment of the present invention.
  • FIG. 2B is a cross-sectional view taken along a dashed dotted line X1-X2 in FIG. 2A
  • FIG. 2C is a cross-sectional view taken along a dashed dotted line Y1-Y2 in FIG. 2A .
  • the transistor 100 A illustrated in FIGS. 2A to 2C is what is called a channel-protective transistor.
  • the semiconductor device of one embodiment of the present invention can have either the channel-etched structure or the channel-protective structure.
  • the insulating films 114 and 116 have an opening 141 a and an opening 141 b.
  • the oxide semiconductor film 108 is connected to the conductive films 112 a and 112 b through the openings 141 a and 141 b.
  • the insulating film 118 is formed over the conductive films 112 a and 112 b.
  • the insulating films 114 and 116 function as channel protective films. Note that the other components of the transistor 100 A are similar to those of the transistor 100 described above, and an effect similar to that of the transistor 100 can be obtained.
  • FIG. 3A is a top view of a transistor 100 B that is a semiconductor device of one embodiment of the present invention.
  • FIG. 3B is a cross-sectional view taken along a dashed dotted line X1-X2 in FIG. 3A
  • FIG. 3C is a cross-sectional view taken along a dashed dotted line Y1-Y2 in FIG. 3A .
  • the transistor 100 B includes the conductive film 104 over the substrate 102 , the insulating film 106 over the substrate 102 and the conductive film 104 , the oxide semiconductor film 108 over the insulating film 106 , the conductive film 112 a over the oxide semiconductor film 108 , the conductive film 112 b over the oxide semiconductor film 108 , the insulating film 114 over the oxide semiconductor film 108 , the conductive film 112 a, and the conductive film 112 b, the insulating film 116 over the insulating film 114 , a conductive film 120 a over the insulating film 116 , a conductive film 120 b over the insulating film 116 , and the insulating film 118 over the insulating film 116 and the conductive films 120 a and 120 b.
  • the insulating films 114 and 116 have an opening 142 a.
  • the insulating films 106 , 114 , and 116 have an opening 142 b.
  • the conductive film 120 a is electrically connected to the conductive film 104 through the opening 142 b.
  • the conductive film 120 b is electrically connected to the conductive film 112 b through the opening 142 a.
  • the insulating film 106 functions as a first gate insulating film of the transistor 100 B
  • the insulating films 114 and 116 function as a second gate insulating film of the transistor 100 B
  • the insulating film 118 functions as a protective insulating film of the transistor 100 B.
  • the conductive film 104 functions as a first gate electrode
  • the conductive film 112 a functions as a source electrode
  • the conductive film 112 b functions as a drain electrode.
  • the conductive film 120 a functions as a second gate electrode
  • the conductive film 120 b functions as a pixel electrode of a display device.
  • the conductive film 120 a is electrically connected to the conductive film 104 through the opening 142 b. Accordingly, the conductive film 104 and the conductive film 120 a are supplied with the same potential.
  • the oxide semiconductor film 108 is positioned so as to face the conductive film 104 and the conductive film 120 a, and is sandwiched between the two conductive films functioning as the gate electrodes.
  • the length in the channel length direction and the length in the channel width direction of the conductive film 120 a are longer than the length in the channel length direction and the length in the channel width direction of the oxide semiconductor film 108 , respectively.
  • the whole oxide semiconductor film 108 is covered with the conductive film 120 a with the insulating films 114 and 116 positioned therebetween.
  • the conductive film 104 and the conductive film 120 a are connected through the opening provided in the insulating films 106 , 114 , and 116 , and each include a region positioned outside an edge portion of the oxide semiconductor film 108 .
  • the oxide semiconductor film 108 included in the transistor 100 B can be electrically surrounded by electric fields of the conductive films 104 and 120 a.
  • a device structure of a transistor, like that of the transistor 100 B, in which electric fields of a first gate electrode and a second gate electrode electrically surround an oxide semiconductor film where a channel region is formed can be referred to as a surrounded channel (s-channel) structure.
  • the transistor 100 B Since the transistor 100 B has the s-channel structure, an electric field for inducing a channel can be effectively applied to the oxide semiconductor film 108 by the conductive film 104 functioning as a first gate electrode; therefore, the current drive capability of the transistor 100 B can be improved and high on-state current characteristics can be obtained. Since the on-state current can be increased, the size of the transistor 100 B can be reduced. In addition, since the transistor 100 B has a structure in which the oxide semiconductor film 108 is surrounded by the conductive film 104 functioning as the first gate electrode and the conductive film 120 a functioning as the second gate electrode, the mechanical strength of the transistor 100 B can be increased.
  • the conductive films 120 a and 120 b materials similar to those described as the materials of the above-described conductive films 104 , 112 a, and 112 b can be used.
  • oxide conductor films (OC) are preferable as the conductive films 120 a and 120 b.
  • oxygen can be added to the insulating films 114 and 116 .
  • the other components of the transistor 100 B are similar to those of the transistor 100 described above and have similar effects.
  • FIG. 4A is a top view of a transistor 100 C that is a semiconductor device of one embodiment of the present invention.
  • FIG. 4B is a cross-sectional view taken along a dashed dotted line X1-X2 in FIG. 4A
  • FIG. 4C is a cross-sectional view taken along a dashed dotted line Y1-Y2 in FIG. 4A .
  • the transistor 100 C is different from the above-described transistor 100 B in that the conductive films 112 a and 112 b each have a three-layer structure.
  • the conductive film 112 a of the transistor 100 C includes a conductive film 112 a _ 1 , a conductive film 112 a _ 2 over the conductive film 112 a _ 1 , and a conductive film 112 a _ 3 over the conductive film 112 a _ 2 .
  • the conductive film 112 b of the transistor 100 C includes a conductive film 112 b _ 1 , a conductive film 112 b _ 2 over the conductive film 112 b _ 1 , and a conductive film 112 b _ 3 over the conductive film 112 b _ 2 .
  • the conductive film 112 a _ 1 , the conductive film 112 b _ 1 , the conductive film 112 a _ 3 , and the conductive film 112 b _ 3 contain one or more elements selected from titanium, tungsten, tantalum, molybdenum, indium, gallium, tin, and zinc. Furthermore, it is preferable that the conductive film 112 a _ 2 and the conductive film 112 b _ 2 contain one or more elements selected from copper, aluminum, and silver.
  • the conductive film 112 a _ 1 , the conductive film 112 b _ 1 , the conductive film 112 a _ 3 , and the conductive film 112 b _ 3 can be formed using an In—Sn oxide or an In—Zn oxide and the conductive film 112 a _ 2 and the conductive film 112 b _ 2 can be formed using copper.
  • the above structure is preferred because the wiring resistance of the conductive films 112 a and 112 b can be reduced and diffusion of copper to the oxide semiconductor film 108 can be inhibited.
  • the above structure is preferred also because the contact resistance between the conductive film 112 b and the conductive film 120 b can be low.
  • the other components of the transistor 100 C are similar to those of the transistor 100 described above and have similar effects.
  • FIG. 5A is a top view of a transistor 100 D that is a semiconductor device of one embodiment of the present invention.
  • FIG. 5B is a cross-sectional view taken along a dashed dotted line X1-X2 in FIG. 5A
  • FIG. 5C is a cross-sectional view taken along a dashed dotted line Y1-Y2 in FIG. 5A .
  • the transistor 100 D is different from the above-described transistor 100 B in that the conductive films 112 a and 112 b each have a three-layer structure. In addition, the transistor 100 D is different from the above-described transistor 100 C in the shapes of the conductive films 112 a and 112 b.
  • the conductive film 112 a of the transistor 100 D includes the conductive film 112 a _ 1 , the conductive film 112 a _ 2 over the conductive film 112 a _ 1 , and the conductive film 112 a _ 3 over the conductive film 112 a _ 2 .
  • the conductive film 112 b of the transistor 100 C includes the conductive film 112 b _ 1 , the conductive film 112 b _ 2 over the conductive film 112 b _ 1 , and the conductive film 112 b _ 3 over the conductive film 112 b _ 2 .
  • the conductive film 112 a _ 1 , the conductive film 112 a _ 2 , the conductive film 112 a _ 3 , the conductive film 112 b _ 1 , the conductive film 112 b _ 2 , and the conductive film 112 b _ 3 can be formed using any of the above-described materials.
  • An end portion of the conductive film 112 a _ 1 has a region located outward from an end portion of the conductive film 112 a _ 2 .
  • the conductive film 112 a _ 3 covers a top surface and a side surface of the conductive film 112 a _ 2 and has a region that is in contact with the conductive film 112 a _ 1 .
  • An end portion of the conductive film 112 b _ 1 has a region located outward from an end portion of the conductive film 112 b _ 2 .
  • the conductive film 112 b _ 3 covers a top surface and a side surface of the conductive film 112 b _ 2 and has a region that is in contact with the conductive film 112 b _ 1 .
  • the above structure is preferred because the wiring resistance of the conductive films 112 a and 112 b can be reduced and diffusion of copper to the oxide semiconductor film 108 can be inhibited. Note that diffusion of copper can be more effectively inhibited in the transistor 100 D than in the above-described transistor 100 C.
  • the above structure is preferred also because the contact resistance between the conductive film 112 b and the conductive film 120 b can be low.
  • the other components of the transistor 100 D are similar to those of the transistor 100 described above and have similar effects.
  • the structures of the transistors in this embodiment can be freely combined with each other.
  • FIGS. 6A to 6C a manufacturing method of the transistor 100 B that is a semiconductor device of one embodiment of the present invention is described with reference to FIGS. 6A to 6C , FIGS. 7A to 7C , FIGS. 8A to 8C , and FIGS. 9A to 9C .
  • FIGS. 6A to 6C , FIGS. 7A to 7C , FIGS. 8A to 8C , and FIGS. 9A to 9C are cross-sectional views illustrating a manufacturing method of the semiconductor device.
  • the left part is a cross-sectional view in the channel length direction
  • the right part is a cross-sectional view in the channel width direction.
  • a conductive film is formed over the substrate 102 and processed through a lithography process and an etching process, whereby the conductive film 104 functioning as the first gate electrode is formed. Then, the insulating film 106 functioning as the first gate insulating film is formed over the conductive film 104 (see FIG. 6A ).
  • a glass substrate is used as the substrate 102 , and as the conductive film 104 functioning as the first gate electrode, a 50-nm-thick titanium film and a 200-nm-thick copper film are each formed by a sputtering method.
  • a 400-nm-thick silicon nitride film and a 50-nm-thick silicon oxynitride film as the insulating film 106 are formed by a PECVD method.
  • the above-described silicon nitride film has a three-layer structure of a first silicon nitride film, a second silicon nitride film, and a third silicon nitride film.
  • An example of the three-layer structure is as follows.
  • the first silicon nitride film can be formed to have a thickness of 50 nm under the conditions where silane at a flow rate of 200 sccm, nitrogen at a flow rate of 2000 sccm, and an ammonia gas at a flow rate of 100 sccm are supplied as a source gas to a reaction chamber of a PECVD apparatus, the pressure in the reaction chamber is controlled to 100 Pa, and a power of 2000 W is supplied using a 27.12 MHz high-frequency power source.
  • the second silicon nitride film can be formed to have a thickness of 300 nm under the conditions where silane at a flow rate of 200 sccm, nitrogen at a flow rate of 2000 sccm, and an ammonia gas at a flow rate of 2000 sccm are supplied as a source gas to the reaction chamber of the PECVD apparatus, the pressure in the reaction chamber is controlled to 100 Pa, and a power of 2000 W is supplied using a 27.12 MHz high-frequency power source.
  • the third silicon nitride film can be formed to have a thickness of 50 nm under the conditions where silane at a flow rate of 200 sccm and nitrogen at a flow rate of 5000 sccm are supplied as a source gas to the reaction chamber of the PECVD apparatus, the pressure in the reaction chamber is controlled to 100 Pa, and a power of 2000 W is supplied using a 27.12 MHz high-frequency power source.
  • first silicon nitride film, the second silicon nitride film, and the third silicon nitride film can each be formed at a substrate temperature of lower than or equal to 350° C.
  • the silicon nitride film has the above-described three-layer structure, for example, in the case where a conductive film including copper is used as the conductive film 104 , the following effect can be obtained.
  • the first silicon nitride film can inhibit diffusion of copper from the conductive film 104 .
  • the second silicon nitride film has a function of releasing hydrogen and can improve withstand voltage of the insulating film functioning as a gate insulating film.
  • the third silicon nitride film releases a small amount of hydrogen and can inhibit diffusion of hydrogen released from the second silicon nitride film.
  • an oxide semiconductor film 108 _ 1 _ 0 , an oxide semiconductor film 108 _ 2 _ 0 , and an oxide semiconductor film 108 _ 3 _ 0 are formed over the insulating film 106 (see FIGS. 6B and 6C ).
  • FIG. 6B is a schematic cross-sectional view illustrating the inside of a deposition apparatus when the oxide semiconductor film 108 _ 1 _ 0 , the oxide semiconductor film 108 _ 2 _ 0 , and the oxide semiconductor film 108 _ 3 _ 0 are formed over the insulating film 106 .
  • a sputtering apparatus is used as the deposition apparatus, and a target 191 placed inside the sputtering apparatus and plasma 192 formed under the target 191 are schematically illustrated.
  • the oxide semiconductor film 108 _ 1 _ 0 is formed over the insulating film 106 .
  • plasma discharge is performed in an atmosphere containing an oxygen gas.
  • oxygen is added to the insulating film 106 over which the oxide semiconductor film 108 _ 1 _ 0 is to be formed.
  • an inert gas e.g., a helium gas, an argon gas, or a xenon gas
  • the oxygen gas may be mixed.
  • the proportion of the oxygen gas in a deposition gas for forming the oxide semiconductor film 108 _ 1 _ 0 is higher than or equal to 70% and lower than or equal to 100%, preferably higher than or equal to 80% and lower than or equal to 100%, further preferably higher than or equal to 90% and lower than or equal to 100%.
  • oxygen or excess oxygen added to the insulating film 106 is schematically shown by arrows of broken lines.
  • oxygen can be added to the insulating film 106 in a favorable manner.
  • the oxide semiconductor film 108 _ 1 _ 0 can have higher crystallinity.
  • the thickness of the oxide semiconductor film 108 _ 1 _ 0 is greater than or equal to 1 nm and less than 20 nm, preferably greater than or equal to 5 nm and less than or equal to 10 nm.
  • the oxide semiconductor film 108 _ 2 _ 0 is formed over the oxide semiconductor film 108 _ 1 _ 0 .
  • the oxide semiconductor film 108 _ 2 _ 0 is formed using one or both of an inert gas and an oxygen gas.
  • the percentage of oxygen flow rate in forming the oxide semiconductor film 108 _ 2 _ 0 is higher than 0% and lower than or equal to 20%, preferably higher than or equal to 5% and lower than or equal to 15%.
  • the oxide semiconductor film 108 _ 2 _ 0 can have lower crystallinity.
  • the thickness of the oxide semiconductor film 108 _ 2 _ 0 is greater than or equal to 20 nm and less than or equal to 100 nm, preferably greater than or equal to 20 nm and less than or equal to 50 nm.
  • the oxide semiconductor film 108 _ 3 _ 0 is formed over the oxide semiconductor film 108 _ 2 _ 0 .
  • the oxide semiconductor film 108 _ 3 _ 0 is formed in an atmosphere containing an oxygen gas.
  • the percentage of oxygen flow rate in forming the oxide semiconductor film 108 _ 3 _ 0 is higher than or equal to 70% and lower than or equal to 100%, preferably higher than or equal to 80% and lower than or equal to 100%, further preferably higher than or equal to 90% and lower than or equal to 100%.
  • the oxide semiconductor film 108 _ 3 _ 0 When the percentage of oxygen flow rate for forming the oxide semiconductor film 108 _ 3 _ 0 is in the above range, oxygen can be added to the oxide semiconductor film 108 _ 2 _ 0 in a favorable manner. When the percentage of oxygen flow rate for forming the oxide semiconductor film 108 _ 3 _ 0 is in the above range, the oxide semiconductor film 108 _ 3 _ 0 can have higher crystallinity.
  • the thickness of the oxide semiconductor film 108 _ 3 _ 0 is greater than or equal to 1 nm and less than 20 nm, preferably greater than or equal to 5 nm and less than or equal to 15 nm.
  • the percentage of oxygen flow rate for forming the oxide semiconductor film 108 _ 1 _ 0 and that for forming the oxide semiconductor film 108 _ 3 _ 0 are preferably higher than the percentage of oxygen flow rate for forming the oxide semiconductor film 108 _ 2 _ 0 .
  • the oxide semiconductor film 108 _ 2 _ 0 is preferably formed under a lower oxygen partial pressure than one or both of the oxide semiconductor film 108 _ 1 _ 0 and the oxide semiconductor film 108 _ 3 _ 0 .
  • the substrate temperature at the time of formation of the oxide semiconductor film 108 _ 1 _ 0 , the oxide semiconductor film 108 _ 2 _ 0 , and the oxide semiconductor film 108 _ 3 _ 0 is set at higher than or equal to room temperature (25° C.) and lower than or equal to 200° C., preferably higher than or equal to room temperature and lower than or equal to 130° C. Setting the substrate temperature in the above range is favorable for large glass substrates (e.g., the above-described 8th- to 10th-generation glass substrates).
  • the substrate temperature for forming the oxide semiconductor film 108 _ 1 _ 0 , the oxide semiconductor film 108 _ 2 _ 0 , and the oxide semiconductor film 108 _ 3 _ 0 is set at room temperature, bending or distortion of the substrate can be inhibited.
  • a gas which is highly purified to have a dew point of ⁇ 40° C. or lower, preferably ⁇ 80° C. or lower, further preferably ⁇ 100° C. or lower, still further preferably ⁇ 120° C. or lower is used, whereby entry of moisture or the like into the oxide semiconductor film can be minimized.
  • a chamber in a sputtering apparatus is preferably evacuated to be a high vacuum state (to the degree of about 5 ⁇ 10 ⁇ 7 Pa to 1 ⁇ 10 ⁇ 4 Pa) with an adsorption vacuum evacuation pump such as a cryopump in order to remove water or the like, which serves as an impurity for the oxide semiconductor film, as much as possible.
  • the substrate temperature during the formation of the oxide semiconductor film 108 _ 1 _ 0 is room temperature, and an oxygen gas at a flow rate of 200 sccm is used as a deposition gas (percentage of oxygen flow rate: 100%).
  • the substrate temperature during the formation of the oxide semiconductor film 108 _ 2 _ 0 is room temperature, and an oxygen gas at a flow rate of 20 sccm and an argon gas at a flow rate of 180 sccm are used as a deposition gas (percentage of oxygen flow rate: 10%).
  • the substrate temperature during the formation of the oxide semiconductor film 108 _ 3 _ 0 is room temperature, and an oxygen gas at a flow rate of 200 sccm is used as a deposition gas (percentage of oxygen flow rate: 100%).
  • the oxide semiconductor film 108 _ 1 _ 0 , the oxide semiconductor film 108 _ 2 _ 0 , and the oxide semiconductor film 108 _ 3 _ 0 are processed into desired shapes, so that the island-shaped oxide semiconductor film 108 _ 1 , the island-shaped oxide semiconductor film 108 _ 2 , and the island-shaped oxide semiconductor film 108 _ 3 are formed.
  • the oxide semiconductor film 108 _ 1 , the oxide semiconductor film 108 _ 2 , and the oxide semiconductor film 108 _ 3 constitute the oxide semiconductor film 108 (see FIG. 7A ).
  • Heat treatment (hereinafter referred to as first heat treatment) is preferably performed after the oxide semiconductor film 108 is formed.
  • first heat treatment water, hydrogen, or the like contained in the oxide semiconductor film 108 can be reduced.
  • the heat treatment for the purpose of reducing hydrogen, water, and the like may be performed before the oxide semiconductor film 108 is processed into an island shape. Note that the first heat treatment is one kind of treatment for increasing the purity of the oxide semiconductor film.
  • the first heat treatment can be performed at a temperature of, for example, higher than or equal to 150° C. and lower than the strain point of the substrate, preferably higher than or equal to 200° C. and lower than or equal to 450° C., further preferably higher than or equal to 250° C. and lower than or equal to 350° C.
  • an electric furnace, an RTA apparatus, or the like can be used for the first heat treatment.
  • the heat treatment can be performed at a temperature higher than or equal to the strain point of the substrate if the heating time is short. Therefore, the heat treatment time can be shortened.
  • the first heat treatment may be performed under an atmosphere of nitrogen, oxygen, ultra-dry air (air with a water content of 20 ppm or less, preferably 1 ppm or less, further preferably 10 ppb or less), or a rare gas (e.g., argon, helium). It is preferable that hydrogen, water, and the like not be contained in the nitrogen, oxygen, ultra-dry air, or rare gas.
  • heat treatment may be additionally performed in an oxygen atmosphere or an ultra-dry air atmosphere.
  • oxygen atmosphere or an ultra-dry air atmosphere.
  • a conductive film 112 is formed over the insulating film 106 and the oxide semiconductor film 108 (see FIG. 7B ).
  • a 30-nm-thick titanium film, a 200-nm-thick copper film, and a 10-nm-thick titanium film are formed in this order by a sputtering method.
  • the conductive film 112 is processed into a desired shape, so that the island-shaped conductive film 112 a and the island-shaped conductive film 112 b are formed (see FIG. 7C ).
  • the conductive film 112 is processed with a wet etching apparatus.
  • the method for processing the conductive film 112 is not limited to the above-described method, and a dry etching apparatus may be used, for example.
  • a surface (on the back channel side) of the oxide semiconductor film 108 may be cleaned.
  • the cleaning may be performed, for example, using a chemical solution such as a phosphoric acid.
  • the cleaning using a chemical solution such as a phosphoric acid can remove impurities (e.g., an element included in the conductive films 112 a and 112 b ) attached to the surface of the oxide semiconductor film 108 _ 3 . Note that the cleaning is not necessarily performed; in some cases, the cleaning is not performed.
  • the thickness of a region of the oxide semiconductor film 108 which is not covered with the conductive films 112 a and 112 b might be reduced.
  • the region not covered with the conductive films 112 a and 112 b, i.e., the oxide semiconductor film 108 _ 3 is an oxide semiconductor film with improved crystallinity. Impurities (in particular, constituent elements used in the conductive films 112 a and 112 b ) are not easily diffused into an oxide semiconductor film with high crystallinity. Accordingly, a highly reliable semiconductor device can be provided.
  • FIG. 7C illustrates an example in which the surface of the oxide semiconductor film 108 not covered with the conductive films 112 a and 112 b, i.e., the surface of the oxide semiconductor film 108 _ 3 has a depression
  • one embodiment of the present invention is not limited to this example and the surface of the oxide semiconductor film 108 not covered with the conductive films 112 a and 112 b does not necessarily have a depression.
  • the insulating film 114 and the insulating film 116 are formed over the oxide semiconductor film 108 and the conductive films 112 a and 112 b (see FIG. 8A ).
  • the insulating film 116 is preferably formed successively without exposure to the air.
  • the concentration of impurities attributed to the atmospheric component at the interface between the insulating films 114 and 116 can be reduced.
  • a silicon oxynitride film can be formed by a PECVD method.
  • a deposition gas containing silicon and an oxidizing gas are preferably used as a source gas.
  • the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride.
  • the oxidizing gas include dinitrogen monoxide and nitrogen dioxide.
  • the flow rate of the oxidizing gas is more than or equal to 20 times and less than or equal to 500 times, preferably more than or equal to 40 times and less than or equal to 100 times, that of the deposition gas.
  • a silicon oxynitride film is formed as the insulating film 114 by a PECVD method under the conditions where the substrate 102 is held at a temperature of 220° C., silane at a flow rate of 50 sccm and dinitrogen monoxide at a flow rate of 2000 sccm are used as a source gas, the pressure in the treatment chamber is 20 Pa, and a high-frequency power of 100 W at 13.56 MHz (1.6 ⁇ 10 ⁇ 2 W/cm 2 as the power density) is supplied to parallel-plate electrodes.
  • a silicon oxide film or a silicon oxynitride film is formed under the following conditions: the substrate placed in the treatment chamber of the PECVD apparatus that is vacuum-evacuated is held at a temperature of higher than or equal to 180° C.
  • the pressure in the treatment chamber is higher than or equal to 100 Pa and lower than or equal to 250 Pa, preferably higher than or equal to 100 Pa and lower than or equal to 200 Pa, with introduction of a source gas into the treatment chamber, and a high-frequency power of greater than or equal to 0.17 W/cm 2 and less than or equal to 0.5 W/cm 2 , preferably greater than or equal to 0.25 W/cm 2 and less than or equal to 0.35 W/cm 2 is supplied to an electrode provided in the treatment chamber.
  • the high-frequency power having the above power density is supplied to the reaction chamber having the above pressure, whereby the degradation efficiency of the source gas in plasma is increased, oxygen radicals are increased, and oxidation of the source gas is promoted; thus, the oxygen content in the insulating film 116 becomes higher than that in the stoichiometric composition.
  • the bond between silicon and oxygen is weak, and accordingly, part of oxygen in the film is released by heat treatment in a later step.
  • the insulating film 114 functions as a protective film for the oxide semiconductor film 108 in the step of forming the insulating film 116 . Therefore, the insulating film 116 can be formed using the high-frequency power having a high power density while damage to the oxide semiconductor film 108 is reduced.
  • the amount of defects in the insulating film 116 can be reduced.
  • the reliability of the transistor 100 can be improved.
  • Heat treatment (hereinafter referred to as second heat treatment) is preferably performed after the insulating films 114 and 116 are formed.
  • the second heat treatment can reduce nitrogen oxide included in the insulating films 114 and 116 .
  • part of oxygen contained in the insulating films 114 and 116 can be transferred to the oxide semiconductor film 108 , so that the amount of oxygen vacancies included in the oxide semiconductor film 108 can be reduced.
  • the temperature of the second heat treatment is typically lower than 400° C., preferably lower than 375° C., further preferably higher than or equal to 150° C. and lower than or equal to 350° C.
  • the second heat treatment may be performed in an atmosphere of nitrogen, oxygen, ultra-dry air (air with a water content of less than or equal to 20 ppm, preferably less than or equal to 1 ppm, further preferably less than or equal to 10 ppb), or a rare gas (e.g., argon, helium). It is preferable that hydrogen, water, and the like not be contained in the nitrogen, oxygen, ultra-dry air, or rare gas.
  • An electric furnace, RTA, or the like can be used for the heat treatment.
  • the openings 142 a and 142 b are formed in desired regions in the insulating films 114 and 116 (see FIG. 8B ).
  • the openings 142 a and 142 b are formed with a dry etching apparatus. Note that the opening 142 a reaches the conductive film 112 b, and the opening 142 b reaches the conductive film 104 .
  • a conductive film 120 is formed over the insulating film 116 (see FIG. 8C and FIG. 9A ).
  • FIG. 8C is a schematic cross-sectional view illustrating the inside of a deposition apparatus when the conductive film 120 is formed over the insulating film 116 .
  • a sputtering apparatus is used as the deposition apparatus, and a target 193 placed inside the sputtering apparatus and plasma 194 formed under the target 193 are schematically illustrated.
  • the conductive film 120 When the conductive film 120 is formed, plasma discharge is performed in an atmosphere containing an oxygen gas. At this time, oxygen is added to the insulating film 116 over which the conductive film 120 is to be formed.
  • an inert gas e.g., a helium gas, an argon gas, or a xenon gas
  • the oxygen gas may be mixed.
  • the oxygen gas is mixed at least when the conductive film 120 is formed.
  • the proportion of the oxygen gas in a deposition gas for forming the conductive film 120 is higher than 0% and lower than or equal to 100%, preferably higher than or equal to 10% and lower than or equal to 100%, further preferably higher than or equal to 30% and lower than or equal to 100%.
  • FIG. 8C oxygen or excess oxygen added to the insulating film 116 is schematically shown by arrows of broken lines.
  • oxygen is added to the insulating film 116 when the conductive film 120 is formed in this embodiment
  • the method for adding oxygen is not limited to this example.
  • oxygen may be further added to the insulating film 116 after the conductive film 120 is formed.
  • ITSO In—Sn—Si oxide
  • the thickness of the ITSO film is preferably greater than or equal to 1 nm and less than or equal to 20 nm or greater than or equal to 2 nm and less than or equal to 10 nm, in which case oxygen is favorably transmitted and release of oxygen can be inhibited.
  • oxygen is added to the insulating film 116 through the ITSO film.
  • Oxygen can be added by, for example, ion doping, ion implantation, or plasma treatment.
  • a bias voltage By application of a bias voltage to the substrate side when oxygen is added, oxygen can be effectively added to the insulating film 116 .
  • An ashing apparatus is used, for example, and the power density of the bias voltage applied to the substrate side of the ashing apparatus can be greater than or equal to 1 W/cm 2 and less than or equal to 5 W/cm 2 .
  • the substrate temperature during addition of oxygen is higher than or equal to room temperature and lower than or equal to 300° C., preferably higher than or equal to 100° C. and lower than or equal to 250° C., whereby oxygen can be added efficiently to the insulating film 116 .
  • the conductive film 120 is processed into a desired shape, so that the island-shaped conductive films 120 a and 120 b are formed (see FIG. 9B ).
  • the conductive film 120 is processed with a wet etching apparatus.
  • the insulating film 118 is formed over the insulating film 116 and the conductive films 120 a and 120 b (see FIG. 9C ).
  • the insulating film 118 includes either or both of hydrogen and nitrogen.
  • a silicon nitride film is preferably used, for example.
  • the insulating film 118 can be formed by a sputtering method or a PECVD method, for example.
  • the substrate temperature is lower than 400° C., preferably lower than 375° C., and further preferably higher than or equal to 180° C. and lower than or equal to 350° C.
  • the substrate temperature at which the insulating film 118 is formed is preferably within the above range because a dense film can be formed. Furthermore, when the substrate temperature at which the insulating film 118 is formed is within the above range, oxygen or excess oxygen in the insulating films 114 and 116 can be moved to the oxide semiconductor film 108 .
  • a deposition gas containing silicon, nitrogen, and ammonia are preferably used as a source gas.
  • a small amount of ammonia compared with the amount of nitrogen is used, whereby ammonia is dissociated in the plasma and activated species are generated.
  • the activated species cleave a bond between silicon and hydrogen which are included in a deposition gas including silicon and a triple bond between nitrogen molecules.
  • the flow rate of nitrogen is set to be preferably 5 times or more and 50 times or less, further preferably 10 times or more and 50 times or less the flow rate of ammonia.
  • a 50-nm-thick silicon nitride film is formed as the insulating film 118 using silane, nitrogen, and ammonia as a source gas.
  • the flow rate of silane is 50 sccm
  • the flow rate of nitrogen is 5000 sccm
  • the flow rate of ammonia is 100 sccm.
  • the pressure in the treatment chamber is 100 Pa
  • the substrate temperature is 350° C.
  • high-frequency power of 1000 W is supplied to parallel-plate electrodes with a 27.12 MHz high-frequency power source.
  • the PECVD apparatus is a parallel-plate PECVD apparatus in which the electrode area is 6000 cm 2 , and the power per unit area (power density) into which the supplied power is converted is 1.7 ⁇ 10 ⁇ 1 W/cm 2 .
  • either or both of hydrogen and nitrogen included in the insulating film 118 might enter the conductive films 120 a and 120 b.
  • either or both of hydrogen and nitrogen might be bonded to oxygen vacancies in the conductive films 120 a and 120 b to cause a reduction in the resistance of the conductive films 120 a and 120 b.
  • heat treatment similar to the first heat treatment or the second heat treatment (hereinafter referred to as third heat treatment) may be performed.
  • oxygen included in the insulating film 116 moves into the oxide semiconductor film 108 to fill the oxygen vacancies in the oxide semiconductor film 108 .
  • the transistor 100 B illustrated in FIGS. 3A to 3C can be manufactured.
  • the transistor 100 illustrated in FIGS. 1A to 1C can be manufactured by forming the insulating film 118 after the step of FIG. 8A .
  • the transistor 100 A illustrated in FIGS. 2A to 2C can be manufactured by changing the formation order of the conductive films 112 a and 112 b and the insulating films 114 and 116 and, in addition, adding a step for forming the openings 141 a and 141 b in the insulating films 114 and 116 .
  • FIGS. 11A and 11B an oxide semiconductor film of one embodiment of the present invention will be described with reference to FIGS. 11A and 11B , FIGS. 12A and 12B , FIGS. 13A and 13B , FIGS. 14A and 14B , FIG. 15 , FIGS. 16A and 16B , FIG. 17 , FIGS. 18A to 18C , FIGS. 19A to 19C , FIGS. 20A to 20C , FIGS. 21A to 21C , FIGS. 22A to 22C , FIGS. 23A to 23C , FIGS. 24A and 24B , FIG. 25 , FIG. 26 , FIGS.
  • An oxide semiconductor film of one embodiment of the present invention preferably contains at least indium and zinc.
  • aluminum, gallium, yttrium, tin, or the like is preferably contained.
  • one or more elements selected from boron, silicon, titanium, iron, nickel, germanium, zirconium, molybdenum, lanthanum, cerium, neodymium, hafnium, tantalum, tungsten, magnesium, and the like may be contained.
  • an oxide semiconductor film contains indium, an element M, and zinc
  • the element M is aluminum, gallium, yttrium, tin, or the like.
  • the element M can be boron, silicon, titanium, iron, nickel, germanium, zirconium, molybdenum, lanthanum, cerium, neodymium, hafnium, tantalum, tungsten, magnesium, or the like. Note that two or more of the above elements may be used in combination as the element M in some cases.
  • FIGS. 11A and 11B , FIGS. 12A and 12B , FIGS. 13A and 13B , and FIGS. 14A and 14B are schematic views of oxide semiconductor films of embodiments of the present invention.
  • FIG. 11A , FIG. 12A , FIG. 13A , and FIG. 14A are schematic views of top surfaces of the oxide semiconductor films (a-b plane direction)
  • FIG. 11B , FIG. 12B , FIG. 13B , and FIG. 14B are schematic views of cross sections of oxide semiconductor films (c-axis direction) each formed over a substrate (Sub.).
  • an oxide semiconductor film of one embodiment of the present invention includes Region A and Region B. That is, an oxide semiconductor film of one embodiment of the present invention is a composite oxide semiconductor in which Region A and Region B are mixed.
  • Region A is represented by In x Zn y O z (x, y, and z each represent a given number) and Region B is represented by In a M b Zn c O d (M represents Al, Ga, Y, or Sn and a, b, c, and d each represent a given number).
  • Region A may contain M.
  • the In concentration in Region A is higher than that in Region B.
  • Region A is In-rich and Region B is In-poor.
  • the In concentration in Region A be greater than or equal to 1.1 times, further preferably greater than or equal to two times and less than or equal to 10 times the In concentration in Region B.
  • Region A is basically formed to have an almost circular shape in the a-b plane direction.
  • Region A is basically formed to have an almost elliptical shape in the c-axis direction.
  • Region A has an island-like shape and is surrounded by Region B.
  • Regions A are unevenly distributed in Region B. For this reason, two or more Regions A might be connected to be shaped like connected circles or connected ellipses. Note that the switching characteristics of the transistor are degraded (for example, the off-state current of the transistor is increased) when all of Regions A are connected in the c-axis direction; thus, Regions A are preferably scattered as shown in FIGS. 11A and 11B .
  • the proportion of scattered Regions A can be adjusted by changing, for example, the formation conditions or composition of the composite oxide semiconductor. For example, it is possible to form a composite oxide semiconductor in which the proportion of Regions A is low as shown in FIGS. 12A and 12B or a composite oxide semiconductor in which the proportion of Regions A is high as shown in FIGS. 13A and 13B . In a composite oxide semiconductor, the proportion of Regions A is not always lower than that of Region B. In a composite oxide semiconductor with an extremely high proportion of Regions A, depending on the observation range, Region B is sometimes formed in Region A.
  • the size of the island-like shape of Region A can be adjusted by changing, for example, the formation conditions or composition of the composite oxide semiconductor.
  • the island-like regions have various sizes in the schematic views in FIGS. 11A and 11B , FIGS. 12A and 12B , and FIGS. 13A and 13B , Regions A with substantially the same size are scattered as shown in FIGS. 14A and 14B in some cases.
  • Region A is sometimes observed as having a size of greater than or equal to 0.1 nm and less than or equal to 5 nm or greater than or equal to 0.3 nm and less than or equal to 3 nm in an EDX mapping image of a cross-sectional photograph.
  • Region A Since Region A is In-rich, it has a function of increasing carrier mobility. Thus, a transistor that uses an oxide semiconductor film including Region A can have increased on-state current and increased field-effect mobility. In contrast, since Region B is In-poor, it has a function of reducing carrier mobility. Thus, a transistor that uses an oxide semiconductor film including Region B can have reduced off-state current. In other words, Region A contributes to the on-state current and field-effect mobility of a transistor and Region B contributes to the switching characteristics of the transistor.
  • an oxide semiconductor film of one embodiment of the present invention is a composite oxide semiconductor in which Region A and Region B are mixed and have different functions that are complementary.
  • an oxide semiconductor film of one embodiment of the present invention is an In—Ga—Zn oxide (hereinafter referred to as IGZO), in which Ga is used as the element M, the oxide semiconductor film can be called complementary IGZO (abbreviation: C/IGZO).
  • an oxide semiconductor film of one embodiment of the present invention is the above-described composite oxide semiconductor or C/IGZO, a function of achieving high field-effect mobility and a function of achieving excellent switching characteristics can be obtained at the same time. This is an advantageous effect obtained by using the oxide semiconductor film of one embodiment of the present invention.
  • FIGS. 11A and 11B illustrate an example in which the oxide semiconductor film is formed over the substrate; however, one embodiment of the present invention is not limited to this example and an insulating film such as a base film or an interlayer film or another semiconductor film such as an oxide semiconductor film may be formed between the substrate and the oxide semiconductor film.
  • an insulating film such as a base film or an interlayer film or another semiconductor film such as an oxide semiconductor film may be formed between the substrate and the oxide semiconductor film.
  • the phase diagram in FIG. 15 can be used to show the atomic ratio of an element X to an element Y to an element Z in a substance.
  • the atomic ratio of the element X to the element Y to the element Z is denoted by x:y:z. This atomic ratio can be shown as coordinates (x:y:z) in FIG. 15 . Note that the proportion of oxygen atoms is not shown in FIG. 15 .
  • broken lines indicate a line where the atomic ratio [In]:[M]:[Zn] is (1+ ⁇ ):(1 ⁇ ):1, where ⁇ 1 ⁇ 1, a line where the atomic ratio [In]:[M]:[Zn] is (1+ ⁇ ):(1 ⁇ ):2, a line where the atomic ratio [In]:[M]:[Zn] is (1+ ⁇ ):(1 ⁇ ):3, a line where the atomic ratio [In]:[M]:[Zn] is (1+ ⁇ ):(1 ⁇ ):4, and a line where the atomic ratio [In]:[M]:[Zn] is (1+ ⁇ ):(1 ⁇ ):5.
  • Dashed-dotted lines indicate a line where the atomic ratio [In]:[M]:[Zn] is 1:1: ⁇ , where ⁇ 0, a line where the atomic ratio [In]:[M]:[Zn] is 1:2: ⁇ , a line where the atomic ratio [In]:[M]:[Zn] is 1:3: ⁇ , a line where the atomic ratio [In]:[M]:[Zn] is 1:4: ⁇ , a line where the atomic ratio [In]:[M]:[Zn] is 2:1: ⁇ , a line where the atomic ratio [In]:[M]:[Zn] is 5:1: ⁇ , and a line where the atomic ratio [In]:[M]:[Zn] is 1:7: ⁇ .
  • the oxide semiconductor film shown in FIG. 15 with an atomic ratio of [In]:[M]:[Zn] 0:2:1 or an atomic ratio that is in the neighborhood thereof tends to have a spinel crystal structure.
  • An oxide semiconductor film with an atomic ratio represented by Region B is an oxide semiconductor film that has high crystallinity.
  • the oxide semiconductor film is formed with a sputtering apparatus
  • a film having an atomic ratio different from the atomic ratio of the target is formed in some cases. Specifically, depending on the substrate temperature during deposition, the atomic proportion of [Zn] in a deposited film is lower than that of [Zn] in the target in some cases.
  • FIGS. 16A and 16B an example of the sputtering apparatus is described with reference to FIGS. 16A and 16B .
  • FIG. 16A is a cross-sectional view of a deposition chamber 2501 of the sputtering apparatus.
  • FIG. 16B is a plan view of a magnet unit 2530 a and a magnet unit 2530 b of the sputtering apparatus.
  • the deposition chamber 2501 illustrated in FIG. 16A includes a target holder 2520 a, a target holder 2520 b, a backing plate 2510 a, a backing plate 2510 b, a target 2500 a, a target 2500 b, a member 2542 , and a substrate holder 2570 .
  • the target 2500 a is placed over the backing plate 2510 a.
  • the backing plate 2510 a is placed over the target holder 2520 a.
  • the magnet unit 2530 a is placed under the target 2500 a with the backing plate 2510 a therebetween.
  • the target 2500 b is placed over the backing plate 2510 b.
  • the backing plate 2510 b is placed over the target holder 2520 b.
  • the magnet unit 2530 b is placed under the target 2500 b with the backing plate 2510 b therebetween.
  • the magnet unit 2530 a includes a magnet 2530 N 1 , a magnet 2530 N 2 , a magnet 2530 S, and a magnet holder 2532 .
  • the magnet 2530 N 1 , the magnet 2530 N 2 , and the magnet 2530 S are placed over the magnet holder 2532 in the magnet unit 2530 a.
  • the magnet 2530 N 1 , the magnet 2530 N 2 , and the magnet 2530 S are spaced.
  • the magnet unit 2530 b has a structure similar to that of the magnet unit 2530 a.
  • the target 2500 a, the backing plate 2510 a, and the target holder 2520 a are separated from the target 2500 b, the backing plate 2510 b, and the target holder 2520 b by the member 2542 .
  • the member 2542 is preferably an insulator.
  • the member 2542 may be a conductor or a semiconductor.
  • the member 2542 may be a conductor or a semiconductor whose surface is covered with an insulator.
  • the target holder 2520 a and the backing plate 2510 a are fixed to each other with a screw (e.g., a bolt) and have the same potential.
  • the target holder 2520 a has a function of supporting the target 2500 a with the backing plate 2510 a positioned therebetween.
  • the target holder 2520 b and the backing plate 2510 b are fixed to each other with a screw (e.g., a bolt) and have the same potential.
  • the target holder 2520 b has a function of supporting the target 2500 b with the backing plate 2510 b positioned therebetween.
  • the backing plate 2510 a has a function of fixing the target 2500 a.
  • the backing plate 2510 b has a function of fixing the target 2500 b.
  • Magnetic lines of force 2580 a and 2580 b formed by the magnet unit 2530 a are illustrated in FIG. 16A .
  • the magnet unit 2530 a has a structure in which the magnet 2530 N 1 having a rectangular or substantially rectangular shape, the magnet 2530 N 2 having a rectangular or substantially rectangular shape, and the magnet 2530 S having a rectangular or substantially rectangular shape are fixed to the magnet holder 2532 .
  • the magnet unit 2530 a can be oscillated horizontally as shown by an arrow in FIG. 16B .
  • the magnet unit 2530 a may be oscillated with a beat of greater than or equal to 0.1 Hz and less than or equal to 1 kHz.
  • the magnetic field over the target 2500 a changes in accordance with oscillation of the magnet unit 2530 a.
  • the region with an intense magnetic field is a high-density plasma region; thus, sputtering of the target 2500 a easily occurs in the vicinity of the region.
  • the target 2500 a and the target 2500 b are each an In—Ga—Zn oxide target.
  • the deposition model of an oxide semiconductor film of one embodiment of the present invention can be presumed in the following manner.
  • the gases introduced into the sputtering apparatus are an argon gas and an oxygen gas. Furthermore, a potential applied to a terminal V 1 connected to the target holder 2520 a is lower than a potential applied to a terminal V 2 connected to the substrate holder 2570 . A potential applied to a terminal V 4 connected to the target holder 2520 b is lower than the potential applied to the terminal V 2 connected to the substrate holder 2570 . The potential applied to the terminal V 2 connected to the substrate holder 2570 is a ground potential. A potential applied to a terminal V 3 connected to the magnet holder 2532 is a ground potential.
  • the potentials applied to the terminals V 1 , V 2 , V 3 , and V 4 are not limited to the above-described potentials. Not all the target holder 2520 , the substrate holder 2570 , and the magnet holder 2532 are necessarily supplied with potentials. For example, the substrate holder 2570 may be electrically floating. Note that it is assumed that a power source capable of controlling a potential applied to the terminal V 1 is electrically connected to the terminal V 1 . As the power source, a DC power source, an AC power source, or an RF power source may be used.
  • an argon gas or an oxygen gas is ionized to be separated into cations and electrons, and plasma is created. Then, the cations in the plasma are accelerated toward the targets 2500 a and 2500 b by the potential V 1 applied to the target holder 2520 a and the potential V 4 applied to the target holder 2520 b. Sputtered particles are generated when the cations collide with the targets 2500 a and 2500 b, and the sputtered particles are deposited on the substrate 2560 .
  • the targets 2500 a and 2500 b are each an In—Ga—Zn oxide target
  • the cations collide with the targets 2500 a and 2500 b, so that Ga and Zn each of which has a smaller relative atom mass than In are sputtered from the targets 2500 a and 2500 b preferentially to be deposited on the substrate 2560 .
  • In is segregated on the surfaces of the targets 2500 a and 2500 b.
  • the In segregated on the surfaces of the targets 2500 a and 2500 b are sputtered from the targets 2500 a and 2500 b to be deposited on the substrate 2560 .
  • FIGS. 11A and 11B , FIGS. 12A and 12B , FIGS. 13A and 13B , or FIGS. 14A and 14B , in which Region A and Region B are mixed, is presumed to be formed after the above-described deposition model.
  • Examples of a factor affecting the carrier density of an oxide semiconductor film include oxygen vacancies (Vo) and impurities in the oxide semiconductor film.
  • the density of defect states increases when hydrogen is bonded to the oxygen vacancy (this state is also referred to as VoH).
  • the density of defect states also increases with an increase in the amount of impurities in the oxide semiconductor film.
  • the carrier density of an oxide semiconductor film can be controlled by controlling the density of defect states in the oxide semiconductor film.
  • a transistor using the oxide semiconductor film in a channel region will be described below.
  • the carrier density of the oxide semiconductor film is preferably reduced in order to inhibit the negative shift of the threshold voltage of the transistor or reduce the off-state current of the transistor.
  • the impurity concentration in the oxide semiconductor film is reduced so that the density of defect states can be reduced.
  • a state with a low impurity concentration and a low density of defect states is referred to as a highly purified intrinsic or substantially highly purified intrinsic state.
  • the carrier density of a highly purified intrinsic oxide semiconductor film is lower than 8 ⁇ 10 15 cm ⁇ 3 , preferably lower than 1 ⁇ 10 11 cm ⁇ 3 , and further preferably lower than 1 ⁇ 10 10 cm ⁇ 3 and is higher than or equal to 1 ⁇ 10 ⁇ 9 cm ⁇ 3 .
  • the carrier density of the oxide semiconductor film is preferably increased in order to improve the on-state current of the transistor or improve the field-effect mobility of the transistor.
  • the impurity concentration or the density of defect states in the oxide semiconductor film is slightly increased.
  • the bandgap of the oxide semiconductor film is preferably narrowed.
  • an oxide semiconductor film that has a slightly high impurity concentration or a slightly high density of defect states in the range where a favorable on/off ratio is obtained in the I d -V g characteristics of the transistor can be regarded as substantially intrinsic.
  • an oxide semiconductor film that has a high electron affinity and thus has a narrow bandgap so as to increase the density of thermally excited electrons (carriers) can be regarded as substantially intrinsic. Note that a transistor using an oxide semiconductor film with higher electron affinity has lower threshold voltage.
  • the carrier density of a substantially intrinsic oxide semiconductor film is preferably higher than or equal to 1 ⁇ 10 5 cm ⁇ 3 and lower than 1 ⁇ 10 18 cm ⁇ 3 , further preferably higher than or equal to 1 ⁇ 10 7 cm ⁇ 3 and lower than or equal to 1 ⁇ 10 17 cm ⁇ 3 , still further preferably higher than or equal to 1 ⁇ 10 9 cm ⁇ 3 and lower than or equal to 5 ⁇ 10 16 cm ⁇ 3 , yet further preferably higher than or equal to 1 ⁇ 10 10 cm ⁇ 3 and lower than or equal to 1 ⁇ 10 16 cm ⁇ 3 , and yet still preferably higher than or equal to 1 ⁇ 10 11 cm ⁇ 3 and lower than or equal to 1 ⁇ 10 15 cm ⁇ 3 .
  • FIG. 17 is an energy band diagram of the transistor including the oxide semiconductor film in its channel region.
  • GE, GI, OS, and SD refer to a gate electrode, a gate insulating film, an oxide semiconductor film, and a source/drain electrode, respectively.
  • FIG. 17 shows an example of energy bands of the gate electrode, the gate insulating film, the oxide semiconductor film, and the source/drain electrode in contact with the oxide semiconductor film.
  • a silicon oxide film and an In—Ga—Zn oxide are used as the gate insulating film and the oxide semiconductor film, respectively.
  • the transition level ( ⁇ f) of a defect that might be formed in the silicon oxide film is assumed to be formed at a position approximately 3.1 eV away from the conduction band minimum of the gate insulating film.
  • the Fermi level (Ef) of the silicon oxide film at the interface between the oxide semiconductor film and the silicon oxide film when the gate voltage (V g ) is 30 V is assumed to be formed at a position approximately 3.6 eV away from the conduction band minimum of the gate insulating film. Note that the Fermi level of the silicon oxide film changes depending on the gate voltage.
  • the Fermi level (Ef) of the silicon oxide film at the interface between the oxide semiconductor film and the silicon oxide film is lowered as the gate voltage is increased.
  • a white circle and X in FIG. 17 represent an electron (carrier) and a defect state in the silicon oxide film, respectively.
  • the Fermi level of the interface between the gate insulating film and the oxide semiconductor film might be changed.
  • the conduction band minimum of the gate insulating film becomes relatively high at the interface between the gate insulating film and the oxide semiconductor film or in the vicinity of the interface.
  • the defect state (X in FIG. 17 ) which might be formed in the gate insulating film also becomes relatively high, so that the energy difference between the Fermi level of the gate insulating film and the Fermi level of the oxide semiconductor film is increased.
  • the increase in energy difference leads to a reduction in the amount of charge trapped in the gate insulating film. For example, a change in the charge state of the defect states which might be formed in the silicon oxide film becomes smaller, so that a change in the threshold voltage of the transistor by gate bias temperature (GBT) stress can be reduced.
  • GBT gate bias temperature
  • the oxide semiconductor film when used for a channel region of a transistor, carrier scattering or the like at a grain boundary can be reduced; thus, the transistor can have high field-effect mobility. In addition, the transistor can have high reliability.
  • the transistor in which a channel region is formed in the oxide semiconductor film having a high density of defect states might have unstable electrical characteristics.
  • the concentration of impurities in the oxide semiconductor film is effective to reduce the concentration of impurities in the oxide semiconductor film.
  • concentration of impurities in a film which is adjacent to the oxide semiconductor film is preferably reduced.
  • the impurities hydrogen, nitrogen, alkali metal, alkaline earth metal, iron, nickel, silicon, and the like are given.
  • the concentration of silicon or carbon in the oxide semiconductor film and around an interface with the oxide semiconductor film is set lower than or equal to 2 ⁇ 10 18 atoms/cm 3 , and preferably lower than or equal to 2 ⁇ 10 17 atoms/cm 3 .
  • the oxide semiconductor film contains alkali metal or alkaline earth metal
  • defect states are formed and carriers are generated, in some cases.
  • a transistor including an oxide semiconductor film that contains alkali metal or alkaline earth metal is likely to be normally-on. Therefore, it is preferable to reduce the concentration of alkali metal or alkaline earth metal in the oxide semiconductor film.
  • the concentration of alkali metal or alkaline earth metal in the oxide semiconductor film measured by SIMS is set lower than or equal to 1 ⁇ 10 18 atoms/cm 3 , and preferably lower than or equal to 2 ⁇ 10 16 atoms/cm 3 .
  • Hydrogen contained in an oxide semiconductor film reacts with oxygen bonded to a metal atom to be water, and thus causes an oxygen vacancy, in some cases. Due to entry of hydrogen into the oxygen vacancy, an electron serving as a carrier is generated in some cases. Furthermore, in some cases, bonding of part of hydrogen to oxygen bonded to a metal atom causes generation of an electron serving as a carrier. Thus, a transistor including an oxide semiconductor film that contains hydrogen is likely to be normally-on. Accordingly, it is preferable that hydrogen in the oxide semiconductor film be reduced as much as possible.
  • the hydrogen concentration of the oxide semiconductor film measured by SIMS is set lower than 1 ⁇ 10 20 atoms/cm 3 , preferably lower than 1 ⁇ 10 19 atoms/cm 3 , further preferably lower than 5 ⁇ 10 18 atoms/cm 3 , and still further preferably lower than 1 ⁇ 10 18 atoms/cm 3 .
  • the transistor When an oxide semiconductor film with sufficiently reduced impurity concentration is used for a channel formation region in a transistor, the transistor can have stable electrical characteristics.
  • the energy gap of the oxide semiconductor film is preferably 2 eV or more or 2.5 eV or more.
  • An oxide semiconductor is classified into a single crystal oxide semiconductor and a non-single-crystal oxide semiconductor.
  • the non-single-crystal oxide semiconductor include a c-axis aligned crystalline oxide semiconductor (CAAC-OS), a polycrystalline oxide semiconductor, a nanocrystalline oxide semiconductor (nc-OS), an amorphous-like oxide semiconductor (a-like OS), and an amorphous oxide semiconductor.
  • an oxide semiconductor is classified into an amorphous oxide semiconductor and a crystalline oxide semiconductor.
  • the crystalline oxide semiconductor include a single crystal oxide semiconductor, a CAAC-OS, a polycrystalline oxide semiconductor, and an nc-OS.
  • An amorphous structure is generally thought to be isotropic and have no non-uniform structure, to be metastable and have no fixed atomic arrangement, to have a flexible bond angle, and to have a short-range order but have no long-range order, for example.
  • a stable oxide semiconductor cannot be regarded as a completely amorphous oxide semiconductor.
  • an oxide semiconductor that is not isotropic e.g., an oxide semiconductor that has a periodic structure in a microscopic region
  • an a-like OS which is not isotropic, has an unstable structure that contains a void. Because of its instability, an a-like OS has physical properties similar to those of an amorphous oxide semiconductor.
  • a CAAC-OS is one of oxide semiconductors and has a plurality of c-axis aligned crystal parts (also referred to as pellets).
  • the CAAC-OS is an oxide semiconductor with high crystallinity. Entry of impurities, formation of defects, or the like might decrease the crystallinity of an oxide semiconductor. This means that the CAAC-OS has few impurities and defects (e.g., oxygen vacancies).
  • an impurity means an element other than the main components of an oxide semiconductor, such as hydrogen, carbon, silicon, or a transition metal element.
  • an element specifically, silicon or the like
  • a heavy metal such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (or molecular radius), and thus disturbs the atomic arrangement of the oxide semiconductor and decreases crystallinity.
  • nc-OS Analysis of an nc-OS by XRD is described.
  • a peak indicating orientation does not appear. That is, a crystal of an nc-OS does not have orientation.
  • the nc-OS is an oxide semiconductor that has higher regularity than an amorphous oxide semiconductor.
  • the nc-OS has a lower density of defect states than the a-like OS and the amorphous oxide semiconductor. Note that there is no regularity of crystal orientation between different pellets in the nc-OS. Therefore, the nc-OS has a higher density of defect states than the CAAC-OS in some cases.
  • An a-like OS has a structure between the structure of an nc-OS and the structure of an amorphous oxide semiconductor.
  • the a-like OS contains a void or a low-density region.
  • the a-like OS has an unstable structure because it contains a void.
  • the a-like OS has a lower density than the nc-OS and the CAAC-OS because it contains a void.
  • the density of the a-like OS is higher than or equal to 78.6% and lower than 92.3% of the density of the single crystal oxide semiconductor having the same composition.
  • the density of the nc-OS and the density of the CAAC-OS are each higher than or equal to 92.3% and lower than 100% of the density of the single crystal oxide semiconductor having the same composition. It is difficult to deposit an oxide semiconductor having a density lower than 78% of the density of the single crystal oxide semiconductor.
  • the density of single crystal InGaZnO 4 with a rhombohedral crystal structure is 6.357 g/cm 3 .
  • the density of the a-like OS is higher than or equal to 5.0 g/cm 3 and lower than 5.9 g/cm 3 , for example.
  • the density of the nc-OS and the density of the CAAC-OS are each higher than or equal to 5.9 g/cm 3 and lower than 6.3 g/cm 3 , for example.
  • an oxide semiconductor having a certain composition does not exist in a single crystal state
  • single crystal oxide semiconductors with different compositions are combined at an adequate ratio, which makes it possible to calculate a density equivalent to that of a single crystal oxide semiconductor with the desired composition.
  • the density of a single crystal oxide semiconductor having the desired composition may be calculated using a weighted average with respect to the combination ratio of the single crystal oxide semiconductors with different compositions. Note that it is preferable to use as few kinds of single crystal oxide semiconductors as possible to calculate the density.
  • oxide semiconductors have various structures and various properties.
  • two or more of an amorphous oxide semiconductor, an a-like OS, an nc-OS, and a CAAC-OS may be mixed. An example of such a case is described below.
  • the oxide semiconductor film of one embodiment of the present invention can include two kinds of crystal parts. That is, two kinds of crystal parts are mixed in the oxide semiconductor film.
  • One is a crystal part (also referred to as a first crystal part) having orientation in the thickness direction (also referred to as a film-plane direction, or a direction perpendicular to a formation surface or a film surface), i.e., a crystal part having c-axis alignment.
  • the other is a crystal part (also referred to as a second crystal part) which does not have c-axis alignment and has random orientation.
  • crystal parts are divided into the two categories for simplicity: the first crystal part having c-axis alignment and the second crystal part having no c-axis alignment, the first crystal part and the second crystal part cannot be distinguished from each other in some cases because there is not much difference in crystallinity, crystal size, and the like. That is, the oxide semiconductor film of one embodiment of the present invention can be described without a distinction between the first crystal part and the second crystal part.
  • the oxide semiconductor film of one embodiment of the present invention includes a plurality of crystal parts, and at least one of the crystal parts may have c-axis alignment. Furthermore, in the crystal parts existing in the film, the proportion of crystal parts having no c-axis alignment may be higher than that of crystal parts having c-axis alignment. For example, in a transmission electron microscope image of a cross section of the oxide semiconductor film which is one embodiment of the present invention in the thickness direction, a plurality of crystal parts are observed and the second crystal parts having no c-axis alignment are observed at a higher proportion than the first crystal parts having c-axis alignment in some cases. In other words, the oxide semiconductor film of one embodiment of the present invention has a high proportion of second crystal parts having no c-axis alignment.
  • the oxide semiconductor film has a high proportion of second crystal parts having no c-axis alignment, the following effects can be obtained.
  • the second crystal part having no c-axis alignment can serve as an oxygen diffusion path.
  • oxygen can be supplied from the source to the first crystal part having c-axis alignment through the second crystal part having no c-axis alignment. Accordingly, the amount of oxygen vacancies in the oxide semiconductor film can be reduced.
  • the first crystal part particular crystal planes are aligned in the thickness direction. Accordingly, when an X-ray diffraction (XRD) measurement is performed in a direction substantially perpendicular to the top surface of the oxide semiconductor film including the first crystal parts, a diffraction peak derived from the first crystal parts is observed at a predetermined diffraction angle (2 ⁇ ). However, even when the oxide semiconductor film includes the first crystal parts, a diffraction peak is not sufficiently observed in some cases because of x-rays scattering or increase in background due to a support substrate. Note that the higher the proportion of the first crystal parts in the oxide semiconductor film is, the higher the diffraction peak becomes; thus, the height (intensity) of the diffraction peak can be an indicator of crystallinity of the oxide semiconductor film.
  • XRD X-ray diffraction
  • electron diffraction can be given.
  • first regions including diffraction spots derived from the first crystal parts and second regions including diffraction spots derived from the second crystal parts are observed.
  • the first regions including diffraction spots derived from the first crystal parts are derived from crystal parts having c-axis alignment.
  • the second regions including diffraction spots derived from the second crystal parts are derived from crystal parts having no orientation or crystal parts having random orientation. Therefore, different patterns are observed in accordance with the diameter of an electron beam, i.e., the area of an observed region in some cases. Note that in this specification and the like, electron diffraction with an electron beam having a diameter of 1 nm ⁇ to 100 nm ⁇ inclusive is referred to as nanobeam electron diffraction (NBED).
  • NBED nanobeam electron diffraction
  • the crystallinity of the oxide semiconductor film of one embodiment of the present invention may be evaluated by a method different from NBED.
  • a method for evaluating crystallinity of the oxide semiconductor film electron diffraction, x-ray diffraction, neutron diffraction, and the like can be given.
  • the electron diffractions transmission electron microscopy (TEM), scanning electron microscopy (SEM), convergent beam electron diffraction (CBED), selected-area electron diffraction (SAED), and the like can be favorably used in addition to the above NBED.
  • a ring-like pattern is observed in a nanobeam electron diffraction pattern obtained by using an electron beam having a large diameter (e.g., greater than or equal to 25 nm ⁇ and less than or equal to 100 nm ⁇ , or greater than or equal to 50 nm ⁇ and less than or equal to 100 nm ⁇ ).
  • the ring-like pattern has luminance distribution in a radial direction in some cases.
  • an electron diffraction pattern of NBED obtained by using an electron beam having a sufficiently small diameter e.g., greater than or equal to 1 nm ⁇ and less than or equal to 10 nm ⁇
  • a plurality of spots distributed in a circumferential direction also referred to as ⁇ direction
  • the ring-like pattern obtained by using an electron beam having a large diameter is formed from an aggregate of the plurality of spots.
  • Samples X1 to X3 Three samples (Samples X1 to X3) each including an oxide semiconductor film were fabricated and the crystallinity of each of the samples was evaluated. Three kinds of oxide semiconductor films were formed in different conditions. First, methods for fabricating Samples X1 to X3 are described.
  • Sample X1 is a sample in which an approximately 100-nm-thick oxide semiconductor film is formed over a glass substrate.
  • the oxide semiconductor film contains indium, gallium, and zinc.
  • Sample X2 is a sample in which an approximately 100-nm-thick oxide semiconductor film is formed over a glass substrate.
  • the oxide semiconductor film of Sample X2 was formed under the following conditions: the substrate temperature was 130° C.; and an argon gas with a flow rate of 180 sccm and an oxygen gas with a flow rate of 20 sccm were introduced into a chamber of a sputtering apparatus.
  • the percentage of oxygen flow rate under the formation conditions for Sample X2 was 10%. Note that the conditions other than the substrate temperature and the percentage of oxygen flow rate are the same as those for Sample X1.
  • Sample X3 is a sample in which an approximately 100-nm-thick oxide semiconductor film is formed over a glass substrate.
  • the oxide semiconductor film of Sample X3 was formed under the following conditions: the substrate temperature was room temperature; an argon gas with a flow rate of 180 sccm and an oxygen gas with a flow rate of 20 sccm were introduced into a chamber of a sputtering apparatus.
  • the percentage of oxygen flow rate under the formation conditions for Sample X3 was 10%. Note that the conditions other than the substrate temperature and the percentage of oxygen flow rate are the same as those for Sample X1.
  • FIGS. 18A to 18C , FIGS. 19A to 19C , and FIGS. 20A to 20C show cross-sectional TEM observation results of Samples X1 to X3.
  • FIGS. 18A and 18B are cross-sectional TEM images of Sample X1.
  • FIGS. 19A and 19B are cross-sectional TEM images of Sample X2.
  • FIGS. 20A and 20B are cross-sectional TEM images of Sample X3.
  • FIG. 18C , FIG. 19C , and FIG. 20C are cross-sectional high resolution transmission electron microscope (HR-TEM) images of Sample X1, Sample X2, and Sample X3, respectively.
  • the cross-sectional HR-TEM images may be obtained with a spherical aberration corrector function.
  • the high-resolution TEM image obtained with a spherical aberration corrector function is particularly referred to as a Cs-corrected high-resolution TEM image.
  • the Cs-corrected high-resolution TEM image can be observed with, for example, an atomic resolution analytical electron microscope JEM-ARM200F manufactured by JEOL Ltd.
  • FIG. 21A , FIG. 22A , and FIG. 23A show XRD measurement results of Sample X1, Sample X2, and Sample X3, respectively.
  • the XRD measurement was conducted by a powder method (also referred to as a ⁇ -2 ⁇ method) which is a kind of an out-of-plane method.
  • a powder method also referred to as a ⁇ -2 ⁇ method
  • X-ray diffraction intensity is measured while an incident angle of an X-ray is changed and the angle of a detector facing an X-ray source is equal to the incident angle.
  • a grazing-incidence XRD (GIXRD) method also referred to as a thin film method or a Seemann-Bohlin method
  • GIXRD grazing-incidence XRD
  • the GIXRD method is a kind of an out-of-plane method for measuring X-ray diffraction intensity in which X-ray is incident at an angle approximately 0.40° from a film surface with use of a variable-angle detector.
  • the vertical axis represents the diffraction intensity in arbitrary unit and the horizontal axis represents the angle 2 ⁇ .
  • each of Samples X1 and X2 includes a crystal part where the c-axes are aligned in the thickness direction (hereinafter also referred to as a crystal part having c-axis alignment or a first crystal part). Note that it is difficult to determine, by XRD measurement, whether a crystal part having c-axis alignment is included in Sample X3.
  • an electron diffraction pattern obtained when a crystal exists in the submicroscopic region is similar to an electron diffraction pattern of a single crystal in some cases.
  • the thickness of the sample in the depth direction is preferably greater than or equal to 10 nm and less than or equal to 100 nm, typically greater than or equal to 10 nm and less than or equal to 50 nm.
  • FIGS. 21B and 21C show electron diffraction patterns of Sample X1.
  • FIGS. 22B and 22C show electron diffraction patterns of Sample X2.
  • FIGS. 23B and 23C show electron diffraction patterns of Sample X3.
  • FIGS. 21B and 21C , FIGS. 22B and 22C , and FIGS. 23B and 23C The contrast of the electron diffraction patterns shown in FIGS. 21B and 21C , FIGS. 22B and 22C , and FIGS. 23B and 23C is adjusted for clarity.
  • the brightest luminescent spot at the center of the pattern is derived from the incident electron beam and is the center of the electron diffraction pattern (also referred to as a direct spot or a transmitted wave).
  • FIG. 21B when the diameter of the incident electron beam is set to 1 nm ⁇ , a plurality of spots circumferentially distributed can be observed. This indicates that the oxide semiconductor film contains a plurality of submicroscopic crystal parts having random surface orientation.
  • FIG. 21C when the diameter of the incident electron beam is set to 100 nm ⁇ , the luminances of a sequence of a plurality of diffraction spots derived from these plurality of crystal parts are averaged to be a ring-like diffraction pattern. Two ring-like diffraction patterns with different radii are observed in FIG. 21C .
  • the rings are referred to as a first ring and a second ring in ascending order of radius. It is observed that the luminance of the first ring is higher than that of the second ring.
  • two spots (referred to as first regions) with high luminance are observed at a position overlapping with the first ring.
  • the distance from the center to the first ring in a radial direction substantially corresponds to the distance from the center to a diffraction spot on the (009) plane of the structure model of single crystal InGaZnO 4 in a radical direction.
  • the first regions are diffraction spots derived from c-axis alignment.
  • the observations of the ring-like diffraction patterns indicate that crystal parts having random orientation (hereinafter also referred to as crystal parts having no c-axis alignment or second crystal parts) exist in the oxide semiconductor film.
  • two first regions are presumed to have two-hold symmetry because the regions are disposed symmetrically with respect to the center point of the electron diffraction pattern and the luminances of the regions are substantially equal to each other.
  • the two first regions are diffraction spots which are derived from the c-axis alignment, the orientation of a straight line which passes through the two first regions and the center is aligned with that of the c-axis of the crystal part.
  • the thickness direction is the vertical direction of FIG. 21C , which suggests the presence of crystal part in which the c-axis is aligned in the thickness direction in the oxide semiconductor film.
  • the oxide semiconductor film of Sample X1 is confirmed to be a film including both crystal parts having c-axis alignment and crystal parts having no c-axis alignment.
  • the results of the electron diffraction patterns shown in FIGS. 22B and 22C and FIGS. 23B and 23C are substantially the same as those of the electron diffraction patterns shown in FIGS. 21B and 21C .
  • the luminance of the two spots (first regions) derived from c-axis alignment is high in the order of Sample X1, Sample X2 and Sample X3. This indicates that the proportion of crystal parts having c-axis alignment is high in that order.
  • FIGS. 24A and 24B , FIG. 25 , and FIG. 26 an example of a quantification method of crystallinity of an oxide semiconductor film is described with reference to FIGS. 24A and 24B , FIG. 25 , and FIG. 26 .
  • an electron diffraction pattern is prepared (see FIG. 24A ).
  • FIG. 24A shows an electron diffraction pattern obtained by measuring a 100-nm-thick oxide semiconductor film using an electron beam with a diameter of 100 nm ⁇ .
  • FIG. 24B shows an electron diffraction pattern obtained by adjusting contrast of the electron diffraction pattern shown in FIG. 24A .
  • two clear spots are observed over and under a direct spot.
  • the two spots (first regions) are derived from diffraction spots corresponding to (001) in a structure model of InGaZnO 4 , that is, crystal parts having c-axis alignment.
  • a ring-like pattern (second regions) with a low luminance positioned on an approximately concentric circle of the first region is observed.
  • the ring-like pattern is obtained when the luminances of spots derived from structures of crystal parts having no c-axis alignment (second crystal parts) are averaged by using the electron beam with a diameter of 100 nm ⁇ .
  • the first regions including diffraction spots derived from the crystal parts having c-axis alignment and the second regions including diffraction spots derived from the second crystal parts are observed to overlap with each other.
  • a line profile including the first regions and line profiles including the second regions are obtained and compared with each other, whereby the crystallinity of the oxide semiconductor film can be quantified.
  • the line profile including the first regions and the line profiles including the second regions are described with reference to FIG. 25 .
  • FIG. 25 shows a simulation pattern of electron diffraction that is obtained when an electron beam is emitted to the (100) plane of the structure model of InGaZnO 4 .
  • auxiliary lines of a region A-A′, a region B-B′, and a region C-C′ are drawn.
  • the region A-A′ in FIG. 25 includes a straight line passing through two diffraction spots derived from the first crystal parts having c-axis alignment and a direct spot.
  • the regions B-B′ and C-C′ in FIG. 25 each include a straight line passing through a region where no diffraction spot derived from the first crystal part having c-axis alignment is observed and the direct spot.
  • An angle between the region A-A′ and the region B-B′ or C-C′ is approximately 34°, specifically, larger than or equal to 30° and smaller than or equal to 38°, preferably larger than or equal to 32° and smaller than or equal to 36°, further preferably larger than or equal to 33° and smaller than or equal to 35°.
  • FIG. 26 illustrates line profiles and shows relative luminance R and a full width at half maximum (FWHM) of each line profile.
  • Relative luminance R in FIG. 26 is obtained by dividing the integrated intensity of luminance of the region A-A′ by the integrated intensity of luminance of the region B-B′ or the integrated intensity of luminance of the region C-C′. Note that the integrated intensity of the luminance of each of the regions A-A′, B-B′, and C-C′ is obtained by removing the luminance of background derived from the direct spot which appears at the center.
  • the intensity of c-axis alignment can be quantitatively defined.
  • the peak intensity of diffraction spots derived from the first crystal parts having c-axis alignment in the region A-A′ is high and there is no diffraction spot derived from the first crystal part having c-axis alignment in the regions B-B′ and C-C′; thus, the relative luminance R is much larger than 1.
  • the relative luminance R decreases in the order of single crystal, only CAAC (details of CAAC will be described later), CAAC+nanocrystal, nanocrystal, and amorphous. In particular, in nanocrystal and amorphous, which have no particular orientation, the relative luminance R is equal to 1.
  • the full width at half maximum of single crystal is the smallest, and the full width at half maximum is increased in the order of only CAAC, CAAC+nanocrystal, and nanocrystal.
  • the full width at half maximum of amorphous is extremely large and the profile thereof is called a “halo”.
  • the ratio of the integrated intensity of luminance of the first regions to the integrated intensity of luminance of the second regions is important information to presume the proportion of crystal parts having orientation.
  • FIGS. 27 A 1 and 27 A 2 show results of analysis with line profiles of Sample X1.
  • FIGS. 27 B 1 and 27 B 2 show results of analysis with line profiles of Sample X2.
  • FIGS. 27 C 1 and 27 C 2 show results of analysis with line profiles of Sample X3.
  • FIG. 27 A 1 shows the electron diffraction pattern in FIG. 21C in which the regions A-A′, B-B′, and C-C′ are drawn.
  • FIG. 27 B 1 shows the electron diffraction pattern in FIG. 22C in which the regions A-A′, B-B′, and C-C′ are drawn.
  • FIG. 27 C 1 shows the electron diffraction pattern in FIG. 23C in which the regions A-A′, B-B′, and C-C′ are drawn.
  • the regions A-A′, B-B′, and C-C′ can each be obtained by normalizing line profiles using the luminance of the direct spot as a reference. Note that the direct spot appears at the center of an electron diffraction pattern. With the regions, Samples X1 to X3 can be relatively compared.
  • the profile of the luminance is calculated, a component of the luminance derived from inelastic scatterings and the like from the sample is subtracted as the background, whereby comparison with higher accuracy can be performed.
  • the component of the luminance derived from inelastic scatterings shows an extremely broad profile in a radial direction
  • the luminance of the background may be obtained by a linear approximation. For example, a straight line is drawn along the tails of a target peak, and a region positioned on the lower luminance side than the straight line can be subtracted as the background.
  • the integrated intensity of the luminance of each of the regions A-A′, B-B′, and C-C′ is calculated from data in which the background is subtracted by the method described above. Then, the relative luminance R is obtained by dividing the integrated intensity of the luminance of the region A-A′ by the integrated intensity of the luminance of the region B-B′ or the integrated intensity of the luminance of the region C-C′.
  • FIG. 28 shows the relative luminance R of Samples X1 to X3.
  • a value obtained by dividing the integrated intensity of the luminance of the region A-A′ by the integrated intensity of the luminance of the region B-B′ and a value obtained by dividing the integrated intensity of the luminance of the region A-A′ by the integrated intensity of the luminance of the region C-C′ are calculated.
  • the relative luminance of Samples X1 to X3 is as follows.
  • the relative luminance R of Sample X1 is 25.00.
  • the relative luminance R of Sample X2 is 3.04.
  • the relative luminance R of Sample X3 is 1.05. Note that the relative luminance R is an average value of relative luminances at four points. As described above, the relative luminance R is high in the order of Sample X1, Sample X2, and Sample X3.
  • the relative luminance R is preferably greater than 1 and less than or equal to 40, further preferably greater than 1 and less than or equal to 10, still further preferably greater than 1 and less than or equal to 3.
  • the proportion of crystal parts in an oxide semiconductor film can be estimated by analyzing its cross-sectional TEM image.
  • a method for analyzing the image is described.
  • An image is analyzed as follows. First, a high-resolution TEM image is subjected to two-dimensional fast Fourier transform (FFT), whereby an FFT image is obtained. The obtained FFT image is subjected to a mask processing so that a region other than a region having a periodic structure is removed. After the mask processing, the FFT image is subjected to two-dimensional inverse fast Fourier transform (IFFT), whereby an FFT filtering image is obtained.
  • FFT fast Fourier transform
  • IFFT two-dimensional inverse fast Fourier transform
  • the proportion of crystal parts can be estimated from the proportion of the area of the remaining image.
  • the proportion of the area other than the crystal parts can be estimated by subtracting the remaining region from the area of the region used for calculation (also referred to as the area of an original image).
  • FIG. 29 A 1 shows a cross-sectional TEM image of Sample X1.
  • FIG. 29 A 2 shows an image obtained through the analysis of the cross-sectional TEM image of Sample X1.
  • FIG. 29 B 1 shows a cross-sectional TEM image of Sample X2.
  • FIG. 29 B 2 shows an image obtained through the analysis of the cross-sectional TEM image of Sample X2.
  • FIG. 29 C 1 shows a cross-sectional TEM image of Sample X3.
  • FIG. 29 C 2 shows an image obtained through the analysis of the cross-sectional TEM image of Sample X3.
  • White regions in the oxide semiconductor film in the images obtained through the analysis correspond to regions including crystal parts having orientation.
  • Black regions correspond to regions including crystal parts having no orientation or crystal parts with random orientation.
  • the proportion of the area other than the region including crystal parts having orientation is approximately 43.1% in Sample X1.
  • the proportion of the area other than the region including crystal parts having orientation is approximately 61.7% in Sample X2.
  • the proportion of the area other than the region including crystal parts having orientation is approximately 89.5% in Sample X3.
  • the proportion of the region other than crystal parts having orientation in an oxide semiconductor film is preferably greater than or equal to 5% and less than 40% because the oxide semiconductor film has extremely high crystallinity and extremely high stability of electrical characteristics and hardly generates oxygen vacancies.
  • the proportion of the region other than crystal parts having orientation in an oxide semiconductor film is higher than or equal to 40% and lower than 100%, preferably higher than or equal to 60% and lower than or equal to 90%, the oxide semiconductor film includes both the crystal parts having orientation and the crystal parts having no orientation at an appropriate ratio and thus can achieve both high stability of electrical characteristics and high mobility.
  • LGBR lateral growth buffer region
  • Example Y1 to Y3 The following three samples (Samples Y1 to Y3) were fabricated.
  • an approximately 50-nm-thick oxide semiconductor film was formed over a glass substrate in a manner similar to that of Sample X1.
  • an approximately 30-nm-thick silicon oxynitride film, an approximately 100-nm-thick silicon oxynitride film, and an approximately 20-nm-thick silicon oxynitride film were stacked over the oxide semiconductor film by a PECVD method.
  • an oxide semiconductor film and a silicon oxynitride film are referred to as OS and GI, respectively, in some cases.
  • oxygen was added to the silicon oxynitride film.
  • the oxygen addition treatment was performed with an ashing apparatus under the conditions where the substrate temperature was 40° C., an oxygen gas ( 16 O) at a flow rate of 150 sccm and an oxygen gas ( 18 O) at a flow rate of 100 sccm were introduced into a chamber, the pressure was 15 Pa, and an RF power of 4500 W was supplied for 600 sec. between parallel-plate electrodes provided in the ashing apparatus so that a bias would be applied to the substrate side. Since the silicon oxynitride film contained oxygen ( 16 O) at a main component level, an oxygen gas ( 18 O) was used to exactly measure the amount of oxygen added by the oxygen addition treatment.
  • Sample Y2 is a sample whose oxide semiconductor film was formed in different conditions from those of Sample Y1. In Sample Y2, an approximately 50-nm-thick oxide semiconductor film was formed in a manner similar to that of Sample X2.
  • Sample Y3 is a sample whose oxide semiconductor film was formed in different conditions from those of Sample Y1. In Sample Y3, an approximately 50-nm-thick oxide semiconductor film was formed in a manner similar to that of Sample X3.
  • the concentration of 18 O in Samples Y1 to Y3 was measured by secondary ion mass spectrometry (SIMS) analysis.
  • SIMS analysis was performed under three conditions: a condition in which Samples Y1 to Y3 were not subjected to heat treatment; a condition in which Samples Y1 to Y3 were subjected to heat treatment at 350° C. in a nitrogen atmosphere for one hour; and a condition in which Samples Y1 to Y3 were subjected to heat treatment at 450° C. in a nitrogen atmosphere for one hour.
  • FIGS. 30A to 30C show SIMS measurement results.
  • FIG. 30A , FIG. 30B , and FIG. 30C show SIMS measurement results of Sample Y1, Sample Y2, and Sample Y3, respectively.
  • FIGS. 30A to 30C show the analysis results of a region including GI and OS. Note that FIGS. 30A to 30C show results of SIMS (also referred to as substrate side depth profile (SSDP)-SIMS) analysis performed from the substrate side.
  • SIMS also referred to as substrate side depth profile (SSDP)-SIMS
  • a gray dashed line indicates a profile of the sample in which heat treatment was not performed
  • a black dashed line indicates a profile of the sample in which heat treatment was performed at 350° C.
  • a black solid line indicates a profile of the sample in which heat treatment was performed at 450° C.
  • an oxide semiconductor film including both crystal parts having orientation and crystal parts having no orientation and a low proportion of crystal parts having orientation is a film which easily transmits oxygen, in other words, a film in which oxygen is easily diffused.
  • oxygen in a GI film is diffused to OS.
  • a region other than the crystal parts which can be obviously observed in a cross-sectional observation image can be a region in which oxygen is easily diffused, that is, can serve as an oxygen diffusion path.
  • an oxide film which easily releases oxygen is formed to be in contact with the oxide semiconductor film and heat treatment is performed, so that oxygen released from the oxide film is diffused to the oxide semiconductor film in the thickness direction through the LGBR.
  • oxygen can be supplied laterally to crystal parts having orientation. Accordingly, oxygen is easily supplied sufficiently to the crystal parts having orientation and a region other than the crystal parts in the oxide semiconductor film, which leads to an effective reduction of oxygen vacancy in the film.
  • the amount of oxygen vacancies (Vo) in the oxide semiconductor film can be reduced. That is, the oxygen vacancies (Vo) in the oxide semiconductor film are compensated when the oxygen vacancies (Vo) are filled with oxygen. Accordingly, diffusion of oxygen into the oxide semiconductor film can reduce the amount of oxygen vacancies (Vo) in a transistor and improve the reliability of the transistor.
  • a clear grain boundary cannot be observed in the oxide semiconductor film because submicroscopic crystal parts having no orientation at the time of the deposition is formed in a region other than crystal parts having orientation.
  • the submicroscopic crystal part is positioned between a plurality of crystal parts having orientation.
  • the submicroscopic crystal part is bonded to an adjacent crystal part having orientation by growing in the lateral direction with heat at the time of the deposition.
  • the submicroscopic crystal part functions as a region where a carrier is generated.
  • the oxide semiconductor film with such a structure is expected to improve field-effect mobility considerably when used in a transistor.
  • plasma treatment in an oxygen atmosphere is preferably performed after the oxide semiconductor film is formed and an oxide insulating film such as a silicon oxide film is formed over the oxide semiconductor film.
  • the treatment can supply oxygen to the film and reduce the hydrogen concentration.
  • fluorine which remains in the chamber is doped at the same time to the oxide semiconductor film in some cases. Fluorine exists as a fluorine atom with negative charges and is bonded to a hydrogen atom with positive charges by Coulomb force, and then HF is generated. HF is released to the outside of the oxide semiconductor film during the plasma treatment, and as a result, the hydrogen concentration in the oxide semiconductor film can be reduced.
  • H 2 O in which an oxygen atom and hydrogen atoms are bonded is released to the outside of the film in some cases.
  • a structure in which a silicon oxide film (or a silicon oxynitride film) is stacked over the oxide semiconductor film is considered.
  • Fluorine in the silicon oxide film does not affect electrical characteristics of the oxide semiconductor film because fluorine is bonded to hydrogen in the film and can exist as HF which is electrically neutral. Note that Si—F bond is generated in some cases, which is also electrically neutral. Furthermore, HF in the silicon oxide film does not affect the diffusion of oxygen.
  • oxygen vacancies in the oxide semiconductor film can be reduced and hydrogen which is not bonded to a metal atom in the film can be reduced, which leads to the improvement of reliability.
  • the electrical characteristics are expected to be improved because the carrier density of the oxide semiconductor film is greater than or equal to a certain amount.
  • the oxide semiconductor film of one embodiment of the present invention can be formed by a sputtering method under an atmosphere containing oxygen.
  • An oxide target that can be used for forming the oxide semiconductor film is not limited to an In—Ga—Zn-based oxide; for example, an In-M-Zn-based oxide (M is Al, Ga, Y, or Sn) can be used.
  • an oxide semiconductor film containing crystal parts is formed as the oxide semiconductor film using a sputtering target containing a polycrystalline oxide having a plurality of crystal grains, an oxide semiconductor film with crystallinity is more likely to be obtained than in the case of using a sputtering target not containing a polycrystalline oxide.
  • a sputtering target contains a plurality of crystal grains each of which has a layered structure and an interface at which the crystal grain is easily cleaved
  • ion collision with the sputtering target might cleave crystal grains to make plate-like or pellet-like sputtering particles.
  • the obtained plate-like or pellet-like sputtering particles are deposited on a substrate, which probably results in formation of an oxide semiconductor film containing nanocrystals.
  • An oxide semiconductor film containing crystal parts having orientation is likely to be formed when the substrate is heated because the nanocrystals are then bonded to each other or rearranged at a substrate surface.
  • a sputtering method is particularly preferable because the crystallinity can be easily adjusted.
  • a pulsed laser deposition (PLD) method a plasma-enhanced chemical vapor deposition (PECVD) method, a thermal chemical vapor deposition (CVD) method, an atomic layer deposition (ALD) method, a vacuum evaporation method, or the like may be used.
  • a thermal CVD method a metal organic chemical vapor deposition (MOCVD) method can be given.
  • Examples of a display device that includes the transistor described in the above embodiments are described below with reference to FIG. 31 , FIG. 32 , FIG. 33 , FIG. 34 , FIG. 35 , FIG. 36 , and FIG. 37 .
  • FIG. 31 is a top view illustrating an example of a display device.
  • a display device 700 in FIG. 31 includes a pixel portion 702 provided over a first substrate 701 , a source driver circuit portion 704 and a gate driver circuit portion 706 that are provided over the first substrate 701 , a sealant 712 provided to surround the pixel portion 702 , the source driver circuit portion 704 , and the gate driver circuit portion 706 , and a second substrate 705 provided to face the first substrate 701 .
  • the first substrate 701 and the second substrate 705 are sealed with the sealant 712 .
  • the pixel portion 702 , the source driver circuit portion 704 , and the gate driver circuit portion 706 are enclosed by the first substrate 701 , the sealant 712 , and the second substrate 705 .
  • a display element is provided between the first substrate 701 and the second substrate 705 .
  • a flexible printed circuit (FPC) terminal portion 708 that is electrically connected to the pixel portion 702 , the source driver circuit portion 704 , and the gate driver circuit portion 706 is provided in a region different from the region that is over the first substrate 701 and surrounded by the sealant 712 .
  • an FPC 716 is connected to the FPC terminal portion 708 , and a variety of signals and the like are supplied from the FPC 716 to the pixel portion 702 , the source driver circuit portion 704 , and the gate driver circuit portion 706 .
  • a signal line 710 is connected to the pixel portion 702 , the source driver circuit portion 704 , the gate driver circuit portion 706 , and the FPC terminal portion 708 . Through the signal line 710 , a variety of signals and the like are supplied from the FPC 716 to the pixel portion 702 , the source driver circuit portion 704 , the gate driver circuit portion 706 , and the FPC terminal portion 708 .
  • a plurality of gate driver circuit portions 706 may be provided in the display device 700 .
  • the structure of the display device 700 is not limited to the example shown here, in which the source driver circuit portion 704 and the gate driver circuit portion 706 as well as the pixel portion 702 are formed over the first substrate 701 .
  • only the gate driver circuit portion 706 may be formed over the first substrate 701 , or only the source driver circuit portion 704 may be formed over the first substrate 701 .
  • a substrate over which a source driver circuit, a gate driver circuit, or the like is formed e.g., a driver circuit board formed using a single crystal semiconductor film or a polycrystalline semiconductor film
  • a driver circuit board formed using a single crystal semiconductor film or a polycrystalline semiconductor film
  • the pixel portion 702 , the source driver circuit portion 704 , and the gate driver circuit portion 706 included in the display device 700 include a plurality of transistors.
  • the plurality of transistors any of the transistors that are the semiconductor devices of embodiments of the present invention can be used.
  • the display device 700 can include a variety of elements.
  • electroluminescent (EL) element e.g., an EL element containing organic and inorganic materials, an organic EL element, an inorganic EL element, or an LED
  • a light-emitting transistor element a transistor that emits light depending on current
  • GLV grating light valve
  • DMD digital micromirror device
  • DMS digital micro shutter
  • MIMOD interferometric modulator display
  • An example of a display device including an EL element is an EL display.
  • Examples of a display device including an electron emitter include a field emission display (FED) and an SED-type flat panel display (SED: surface-conduction electron-emitter display).
  • An example of a display device including a liquid crystal element is a liquid crystal display (a transmissive liquid crystal display, a transflective liquid crystal display, a reflective liquid crystal display, a direct-view liquid crystal display, or a projection liquid crystal display).
  • An example of a display device including an electronic ink display or an electrophoretic element is electronic paper.
  • some or all of pixel electrodes may function as reflective electrodes.
  • some or all of pixel electrodes may contain aluminum, silver, or the like.
  • a memory circuit such as an SRAM can be provided under the reflective electrodes, leading to lower power consumption.
  • a progressive system, an interlace system, or the like can be employed.
  • color elements controlled in pixels at the time of color display are not limited to three colors: R, G, and B (R, G, and B correspond to red, green, and blue, respectively).
  • R, G, and B correspond to red, green, and blue, respectively.
  • four pixels of an R pixel, a G pixel, a B pixel, and a W (white) pixel may be used.
  • a color element may be composed of two colors of R, G, and B as in PenTile layout. The two colors may differ depending on the color elements.
  • one or more colors of yellow, cyan, magenta, and the like may be added to RGB.
  • the size of a display region may differ between dots of color elements.
  • One embodiment of the disclosed invention is not limited to a color display device; the disclosed invention can also be applied to a monochrome display device.
  • a coloring layer may be used to obtain a full-color display device in which white light (W) is used for a backlight (e.g., an organic EL element, an inorganic EL element, an LED, or a fluorescent lamp).
  • a backlight e.g., an organic EL element, an inorganic EL element, an LED, or a fluorescent lamp.
  • a red (R) coloring layer, a green (G) coloring layer, a blue (B) coloring layer, and a yellow (Y) coloring layer can be combined as appropriate.
  • RGB red
  • G green
  • B blue
  • Y yellow
  • the coloring layer high color reproducibility can be obtained as compared with the case without the coloring layer.
  • white light in the region without the coloring layer may be directly utilized for display.
  • a decrease in the luminance of a bright image due to the coloring layer can be suppressed, and approximately 20% to 30% of power consumption can be reduced in some cases.
  • a self-luminous element such as an organic EL element or an inorganic EL element
  • elements may emit light in their respective colors R, G, B, Y, and W.
  • power consumption may be further reduced as compared with the case of using a coloring layer.
  • any of the following systems may be used: the above-described color filter system in which part of white light is converted into red light, green light, and blue light through color filters; a three-color system in which red light, green light, and blue light are used; and a color conversion system or a quantum dot system in which part of blue light is converted into red light or green light.
  • FIG. 32 is a cross-sectional view taken along dashed-dotted line Q-R in FIG. 31 and illustrates the structure including a liquid crystal element as a display element.
  • FIG. 34 is a cross-sectional view taken along dashed-dotted line Q-R in FIG. 31 and illustrates the structure including an EL element as a display element.
  • FIG. 32 and FIG. 34 Portions common to FIG. 32 and FIG. 34 are described first, and then, different portions are described.
  • the display device 700 in FIG. 32 and FIG. 34 includes a lead wiring portion 711 , the pixel portion 702 , the source driver circuit portion 704 , and the FPC terminal portion 708 .
  • the lead wiring portion 711 includes the signal line 710 .
  • the pixel portion 702 includes a transistor 750 and a capacitor 790 .
  • the source driver circuit portion 704 includes a transistor 752 .
  • the transistor 750 and the transistor 752 each have a structure similar to that of the transistor 100 D described above. Note that the transistor 750 and the transistor 752 may each have the structure of any of the other transistors described in the above embodiments.
  • the transistor used in this embodiment includes an oxide semiconductor film that is highly purified and in which formation of oxygen vacancies is inhibited.
  • the transistor can have low off-state current. Accordingly, an electrical signal such as an image signal can be held for a long time, and a long writing interval can be set in an on state. Accordingly, the frequency of refresh operation can be reduced, which suppresses power consumption.
  • the transistor used in this embodiment can have relatively high field-effect mobility and thus is capable of high-speed operation.
  • a switching transistor in a pixel portion and a driver transistor in a driver circuit portion can be formed over one substrate. That is, no additional semiconductor device formed using a silicon wafer or the like is needed as a driver circuit; therefore, the number of components of the semiconductor device can be reduced.
  • the transistor capable of high-speed operation in the pixel portion a high-quality image can be provided.
  • the capacitor 790 includes a lower electrode and an upper electrode.
  • the lower electrode is formed through a step of processing the conductive film to be the conductive film functioning as a first gate electrode of the transistor 750 .
  • the upper electrode is formed through a step of processing the conductive film to be the conductive film functioning as a source electrode or a drain electrode of the transistor 750 .
  • an insulating film formed through a step of forming the insulating film to be the insulating film functioning as a first gate insulating film of the transistor 750 is provided. That is, the capacitor 790 has a stacked-layer structure in which an insulating film functioning as a dielectric film is positioned between the pair of electrodes.
  • a planarization insulating film 770 is provided over the transistor 750 , the transistor 752 , and the capacitor 790 .
  • the planarization insulating film 770 can be formed using a heat-resistant organic material, such as a polyimide resin, an acrylic resin, a polyimide amide resin, a benzocyclobutene resin, a polyamide resin, or an epoxy resin. Note that the planarization insulating film 770 may be formed by stacking a plurality of insulating films formed from these materials. Alternatively, a structure without the planarization insulating film 770 may be employed.
  • a heat-resistant organic material such as a polyimide resin, an acrylic resin, a polyimide amide resin, a benzocyclobutene resin, a polyamide resin, or an epoxy resin.
  • FIG. 32 and FIG. 34 each illustrate an example in which the transistor 750 included in the pixel portion 702 and the transistor 752 included in the source driver circuit portion 704 have the same structure
  • the pixel portion 702 and the source driver circuit portion 704 may include different transistors.
  • a structure in which a staggered transistor is used in the pixel portion 702 and the inverted staggered transistor described in Embodiment 1 is used in the source driver circuit portion 704 or a structure in which the inverted staggered transistor described in Embodiment 1 is used in the pixel portion 702 and a staggered transistor is used in the source driver circuit portion 704 may be employed.
  • the term “source driver circuit portion 704 ” can be replaced by the term “gate driver circuit portion”.
  • the signal line 710 is formed through the same process as the conductive films functioning as source electrodes and drain electrodes of the transistors 750 and 752 .
  • the signal line 710 is formed using a material containing a copper element, signal delay or the like due to wiring resistance is reduced, which enables display on a large screen.
  • the FPC terminal portion 708 includes a connection electrode 760 , an anisotropic conductive film 780 , and the FPC 716 .
  • the connection electrode 760 is formed through the same process as the conductive films functioning as source electrodes and drain electrodes of the transistors 750 and 752 .
  • the connection electrode 760 is electrically connected to a terminal included in the FPC 716 through the anisotropic conductive film 780 .
  • glass substrates can be used as the first substrate 701 and the second substrate 705 .
  • flexible substrates may also be used.
  • An example of the flexible substrate is a plastic substrate.
  • a structure 778 is provided between the first substrate 701 and the second substrate 705 .
  • the structure 778 is a columnar spacer obtained by selective etching of an insulating film and is provided to control the distance (cell gap) between the first substrate 701 and the second substrate 705 .
  • a spherical spacer may also be used as the structure 778 .
  • a light-blocking film 738 functioning as a black matrix, a coloring film 736 functioning as a color filter, and an insulating film 734 in contact with the light-blocking film 738 and the coloring film 736 are provided on the second substrate 705 side.
  • the display device 700 in FIG. 32 includes a liquid crystal element 775 .
  • the liquid crystal element 775 includes a conductive film 772 , a conductive film 774 , and a liquid crystal layer 776 .
  • the conductive film 774 is provided on the second substrate 705 side and functions as a counter electrode.
  • the display device 700 in FIG. 32 can display an image in such a manner that transmission or non-transmission of light is controlled by the alignment state in the liquid crystal layer 776 that is changed depending on the voltage applied between the conductive film 772 and the conductive film 774 .
  • the conductive film 772 is electrically connected to the conductive film functioning as the source electrode or the drain electrode of the transistor 750 .
  • the conductive film 772 is formed over the planarization insulating film 770 and functions as a pixel electrode, that is, one electrode of the display element.
  • the conductive film 772 has a function of a reflective electrode.
  • the display device 700 in FIG. 32 is what is called a reflective color liquid crystal display device in which external light is reflected by the conductive film 772 to display an image through the coloring film 736 .
  • a conductive film that transmits visible light or a conductive film that reflects visible light can be used as the conductive film 772 .
  • a material containing an element selected from indium (In), zinc (Zn), and tin (Sn) is preferably used for the conductive film that transmits visible light.
  • a material containing aluminum or silver is preferably used for the conductive film that reflects visible light.
  • a conductive film that reflects visible light is used as the conductive film 772 .
  • FIG. 32 illustrates an example in which the conductive film 772 is connected to the conductive film functioning as the drain electrode of the transistor 750
  • the conductive film 772 may be electrically connected to the conductive film functioning as the drain electrode of the transistor 750 through a conductive film 777 functioning as a connection electrode.
  • the conductive film 777 is formed by a step of processing the conductive film to be the conductive film functioning as a second gate electrode of the transistor 750 and thus can be formed without adding a manufacturing step.
  • the display device 700 is not limited to the example in FIG. 32 , which illustrates a reflective color liquid crystal display device, and may be a transmissive color liquid crystal display device in which a conductive film that transmits visible light is used as the conductive film 772 .
  • the display device 700 may be what is called a transflective color liquid crystal display device in which a reflective color liquid crystal display device and a transmissive color liquid crystal display device are combined.
  • FIG. 35 illustrates an example of a transmissive color liquid crystal display device.
  • FIG. 35 is a cross-sectional view taken along dashed-dotted line Q-R in FIG. 31 and illustrates the structure including a liquid crystal element as a display element.
  • the display device 700 illustrated in FIG. 35 is an example of employing a horizontal electric field mode (e.g., an FFS mode) as a driving mode of the liquid crystal element.
  • a horizontal electric field mode e.g., an FFS mode
  • an insulating film 773 is provided over the conductive film 772 functioning as the pixel electrode
  • the conductive film 774 is provided over the insulating film 773 .
  • the conductive film 774 functions as a common electrode, and an electric field generated between the conductive film 772 and the conductive film 774 through the insulating film 773 can control the alignment state in the liquid crystal layer 776 .
  • the conductive film 772 and/or the conductive film 774 may be provided with an alignment film on a side in contact with the liquid crystal layer 776 .
  • an optical member (optical substrate) or the like such as a polarizing member, a retardation member, or an anti-reflection member, may be provided as appropriate.
  • circular polarization may be obtained by using a polarizing substrate and a retardation substrate.
  • a backlight, a sidelight, or the like may be used as a light source.
  • thermotropic liquid crystal In the case where a liquid crystal element is used as the display element, a thermotropic liquid crystal, a low-molecular liquid crystal, a high-molecular liquid crystal, a polymer dispersed liquid crystal, a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, or the like can be used. These liquid crystal materials exhibit a cholesteric phase, a smectic phase, a cubic phase, a chiral nematic phase, an isotropic phase, or the like depending on conditions.
  • a liquid crystal exhibiting a blue phase for which an alignment film is unnecessary may be used.
  • the blue phase is one of liquid crystal phases, which is generated just before a cholesteric phase changes into an isotropic phase when the temperature of a cholesteric liquid crystal is increased. Since the blue phase appears only in a narrow temperature range, a liquid crystal composition in which several weight percent or more of a chiral material is mixed is used for the liquid crystal layer in order to improve the temperature range.
  • the liquid crystal composition containing a liquid crystal exhibiting a blue phase and a chiral material has a short response time and optical isotropy, which eliminates the need for an alignment process.
  • An alignment film does not need to be provided, and thus, rubbing treatment is not necessary; accordingly, electrostatic discharge damage caused by the rubbing treatment can be prevented, and defects and damage of a liquid crystal display device in the manufacturing process can be reduced. Moreover, the liquid crystal material that exhibits a blue phase has small viewing angle dependence.
  • a liquid crystal element In the case where a liquid crystal element is used as a display element, a twisted nematic (TN) mode, an in-plane switching (IPS) mode, a fringe field switching (FFS) mode, an axially symmetric aligned micro-cell (ASM) mode, an optical compensated birefringence (OCB) mode, a ferroelectric liquid crystal (FLC) mode, an anti-ferroelectric liquid crystal (AFLC) mode, or the like can be used.
  • TN twisted nematic
  • IPS in-plane switching
  • FFS fringe field switching
  • ASM axially symmetric aligned micro-cell
  • OBC optical compensated birefringence
  • FLC ferroelectric liquid crystal
  • AFLC anti-ferroelectric liquid crystal
  • a normally black liquid crystal display device such as a vertical alignment (VA) mode transmissive liquid crystal display device may also be used.
  • VA vertical alignment
  • a vertical alignment mode for example, a multi-domain vertical alignment (MVA) mode, a patterned vertical alignment (PVA) mode, and an ASV mode, or the like can be employed.
  • MVA multi-domain vertical alignment
  • PVA patterned vertical alignment
  • ASV ASV mode
  • the display device 700 illustrated in FIG. 34 includes a light-emitting element 782 .
  • the light-emitting element 782 includes a conductive film 772 , an EL layer 786 , and a conductive film 788 .
  • the display device 700 illustrated in FIG. 34 can display an image by utilizing light emission from the EL layer 786 of the light-emitting element 782 .
  • the EL layer 786 contains an organic compound or an inorganic compound such as a quantum dot.
  • Examples of materials that can be used for an organic compound include a fluorescent material and a phosphorescent material.
  • Examples of materials that can be used for a quantum dot include a colloidal quantum dot material, an alloyed quantum dot material, a core-shell quantum dot material, and a core quantum dot material.
  • a material containing elements belonging to Groups 12 and 16, elements belonging to Groups 13 and 15, or elements belonging to Groups 14 and 16, may be used.
  • a quantum dot material containing an element such as cadmium (Cd), selenium (Se), zinc (Zn), sulfur (S), phosphorus (P), indium (In), tellurium (Te), lead (Pb), gallium (Ga), arsenic (As), or aluminum (Al) may be used.
  • an element such as cadmium (Cd), selenium (Se), zinc (Zn), sulfur (S), phosphorus (P), indium (In), tellurium (Te), lead (Pb), gallium (Ga), arsenic (As), or aluminum (Al) may be used.
  • the insulating film 730 is provided over the planarization insulating film 770 and the conductive film 772 .
  • the insulating film 730 covers part of the conductive film 772 .
  • the light-emitting element 782 has a top-emission structure.
  • the conductive film 788 has a light-transmitting property and transmits light emitted from the EL layer 786 .
  • the top-emission structure is described as an example in this embodiment, the structure is not limited thereto.
  • a bottom-emission structure in which light is emitted to the conductive film 772 side or a dual-emission structure in which light is emitted to both the conductive film 772 side and the conductive film 788 side may also be employed.
  • the coloring film 736 is provided to overlap with the light-emitting element 782 , and the light-blocking film 738 is provided in the lead wiring portion 711 and the source driver circuit portion 704 to overlap with the insulating film 730 .
  • the coloring film 736 and the light-blocking film 738 are covered with the insulating film 734 .
  • a space between the light-emitting element 782 and the insulating film 734 is filled with a sealing film 732 .
  • the structure of the display device 700 is not limited to the example in FIG. 34 , in which the coloring film 736 is provided.
  • a structure without the coloring film 736 may also be employed in the case where the EL layer 786 is formed by separate coloring.
  • An input/output device may be provided in the display device 700 illustrated in FIG. 34 and FIG. 35 .
  • a touch panel or the like can be given as an example of the input/output device.
  • FIG. 36 illustrates a structure in which the display device 700 in FIG. 34 includes a touch panel 791
  • FIG. 37 illustrates a structure in which the display device 700 in FIG. 35 includes the touch panel 791 .
  • FIG. 36 is a cross-sectional view of the structure in which the touch panel 791 is provided in the display device 700 illustrated in FIG. 34
  • FIG. 37 is a cross-sectional view of the structure in which the touch panel 791 is provided in the display device 700 illustrated in FIG. 35 .
  • the touch panel 791 illustrated in FIG. 36 and FIG. 37 is what is called an in-cell touch panel provided between the second substrate 705 and the coloring film 736 .
  • the touch panel 791 is formed on the second substrate 705 side before the coloring film 736 is formed.
  • the touch panel 791 includes the light-blocking film 738 , an insulating film 792 , an electrode 793 , an electrode 794 , an insulating film 795 , an electrode 796 , and an insulating film 797 . Changes in the mutual capacitance in the electrodes 793 and 794 can be detected when an object such as a finger or a stylus approaches, for example.
  • a portion in which the electrode 793 intersects with the electrode 794 is illustrated in the upper portion of the transistor 750 illustrated in FIG. 36 and FIG. 37 .
  • the electrode 796 is electrically connected to the two electrodes 793 between which the electrode 794 is sandwiched through openings provided in the insulating film 795 .
  • a structure in which a region where the electrode 796 is provided is provided in the pixel portion 702 is illustrated in FIG. 36 and FIG. 37 as an example; however, one embodiment of the present invention is not limited thereto.
  • the region where the electrode 796 is provided may be provided in the source driver circuit portion 704 .
  • the electrode 793 and the electrode 794 are provided in a region overlapping with the light-blocking film 738 . As illustrated in FIG. 36 , it is preferable that the electrode 793 not overlap with the light-emitting element 782 . As illustrated in FIG. 37 , it is preferable that the electrode 793 not overlap with the liquid crystal element 775 . In other words, the electrode 793 has an opening in a region overlapping with the light-emitting element 782 and the liquid crystal element 775 . That is, the electrode 793 has a mesh shape. With such a structure, the electrode 793 does not block light emitted from the light-emitting element 782 , or alternatively the electrode 793 does not block light transmitted through the liquid crystal element 775 . Thus, since luminance is hardly reduced even when the touch panel 791 is provided, a display device with high visibility and low power consumption can be obtained. Note that the electrode 794 can have a structure similar to that of the electrode 793 .
  • the electrode 793 and the electrode 794 do not overlap with the light-emitting element 782 , a metal material having low transmittance with respect to visible light can be used for the electrode 793 and the electrode 794 . Furthermore, since the electrode 793 and the electrode 794 do not overlap with the liquid crystal element 775 , a metal material having low transmittance with respect to visible light can be used for the electrode 793 and the electrode 794 .
  • a conductive nanowire may be used for the electrodes 793 , 794 , and 796 .
  • the nanowire may have a mean diameter of greater than or equal to 1 nm and less than or equal to 100 nm, preferably greater than or equal to 5 nm and less than or equal to 50 nm, further preferably greater than or equal to 5 nm and less than or equal to 25 nm.
  • a carbon nanotube or a metal nanowire such as an Ag nanowire, a Cu nanowire, or an Al nanowire may be used.
  • the transmittance of visible light can be greater than or equal to 89% and the sheet resistance can be greater than or equal to 40 ⁇ /sq. and less than or equal to 100 ⁇ /sq.
  • FIG. 36 and FIG. 37 Although the structure of the in-cell touch panel is illustrated in FIG. 36 and FIG. 37 , one embodiment of the present invention is not limited thereto.
  • a touch panel formed over the display device 700 what is called an on-cell touch panel, or a touch panel attached to the display device 700 , what is called an out-cell touch panel may be used.
  • the display device of one embodiment of the present invention can be combined with various types of touch panels.
  • FIGS. 38A to 38C a display device including a semiconductor device of one embodiment of the present invention is described with reference to FIGS. 38A to 38C .
  • a display device illustrated in FIG. 38A includes a region including pixels of display elements (hereinafter referred to as a pixel portion 502 ), a circuit portion that is provided outside the pixel portion 502 and includes a circuit for driving the pixels (hereinafter, the circuit portion is referred to as a driver circuit portion 504 ), circuits having a function of protecting elements (hereinafter, the circuits are referred to as protection circuits 506 ), and a terminal portion 507 . Note that the protection circuits 506 are not necessarily provided.
  • Part or the whole of the driver circuit portion 504 is preferably formed over a substrate over which the pixel portion 502 is formed. Thus, the number of components and the number of terminals can be reduced.
  • the part or the whole of the driver circuit portion 504 can be mounted by COG or tape automated bonding (TAB).
  • the pixel portion 502 includes a plurality of circuits for driving display elements arranged in X (X is a natural number of 2 or more) rows and Y (Y is a natural number of 2 or more) columns (hereinafter, the circuits are referred to as pixel circuits 501 ).
  • the driver circuit portion 504 includes driver circuits such as a circuit for supplying a signal (scan signal) to select a pixel (hereinafter, the circuit is referred to as a gate driver 504 a ) and a circuit for supplying a signal (data signal) to drive a display element in a pixel (hereinafter, the circuit is referred to as a source driver 504 b ).
  • the gate driver 504 a includes a shift register or the like.
  • the gate driver 504 a receives a signal for driving the shift register through the terminal portion 507 and outputs a signal.
  • the gate driver 504 a receives a start pulse signal, a clock signal, or the like and outputs a pulse signal.
  • the gate driver 504 a has a function of controlling the potentials of wirings supplied with scan signals (hereinafter referred to as scan lines GL_ 1 to GL_X). Note that a plurality of gate drivers 504 a may be provided to control the scan lines GL_ 1 to GL_X separately.
  • the gate driver 504 a has a function of supplying an initialization signal. Without being limited thereto, another signal can be supplied from the gate driver 504 a.
  • the source driver 504 b includes a shift register or the like.
  • the source driver 504 b receives a signal (image signal) from which a data signal is generated, as well as a signal for driving the shift register, through the terminal portion 507 .
  • the source driver 504 b has a function of generating a data signal to be written to the pixel circuit 501 from the image signal.
  • the source driver 504 b has a function of controlling output of a data signal in response to a pulse signal produced by input of a start pulse signal, a clock signal, or the like.
  • the source driver 504 b has a function of controlling the potentials of wirings supplied with data signals (hereinafter referred to as data lines DL_ 1 to DL_Y).
  • the source driver 504 b has a function of supplying an initialization signal. Without being limited thereto, another signal can be supplied from the source driver 504 b.
  • the source driver 504 b includes a plurality of analog switches, for example.
  • the source driver 504 b can output, as data signals, time-divided image signals obtained by sequentially turning on the plurality of analog switches.
  • the source driver 504 b may include a shift register or the like.
  • a pulse signal and a data signal are input to each of the plurality of pixel circuits 501 through one of the plurality of scan lines GL supplied with scan signals and one of the plurality of data lines DL supplied with data signals, respectively.
  • Writing and holding of the data signal in each of the plurality of pixel circuits 501 are controlled by the gate driver 504 a.
  • a pulse signal is input from the gate driver 504 a through the scan line GL_m, and a data signal is input from the source driver 504 b through the data line DL_n in accordance with the potential of the scan line GL_m.
  • the protection circuit 506 in FIG. 38A is connected to, for example, the scan line GL between the gate driver 504 a and the pixel circuit 501 .
  • the protection circuit 506 is connected to the data line DL between the source driver 504 b and the pixel circuit 501 .
  • the protection circuit 506 can be connected to a wiring between the gate driver 504 a and the terminal portion 507 .
  • the protection circuit 506 can be connected to a wiring between the source driver 504 b and the terminal portion 507 .
  • the terminal portion 507 refers to a portion having terminals for inputting power, control signals, and image signals from external circuits to the display device.
  • the protection circuit 506 electrically connects a wiring connected to the protection circuit to another wiring when a potential out of a certain range is supplied to the wiring connected to the protection circuit.
  • the protection circuits 506 provided for the pixel portion 502 and the driver circuit portion 504 can improve the resistance of the display device to overcurrent generated by electrostatic discharge (ESD) or the like.
  • ESD electrostatic discharge
  • the configuration of the protection circuits 506 is not limited thereto; for example, the protection circuit 506 can be connected to the gate driver 504 a or the source driver 504 b. Alternatively, the protection circuit 506 can be connected to the terminal portion 507 .
  • the driver circuit portion 504 includes the gate driver 504 a and the source driver 504 b.
  • the gate driver 504 a may be formed, and a separately prepared substrate over which a source driver circuit is formed (e.g., a driver circuit board formed using a single crystal semiconductor film or a polycrystalline semiconductor film) may be mounted.
  • Each of the plurality of pixel circuits 501 in FIG. 38A can have the configuration illustrated in FIG. 38B , for example.
  • the pixel circuit 501 in FIG. 38B includes a liquid crystal element 570 , a transistor 550 , and a capacitor 560 .
  • the transistor 550 the transistor described in the above embodiment can be used.
  • the potential of one of a pair of electrodes of the liquid crystal element 570 is set as appropriate in accordance with the specifications of the pixel circuit 501 .
  • the alignment state of the liquid crystal element 570 depends on data written thereto.
  • a common potential may be supplied to the one of the pair of electrodes of the liquid crystal element 570 included in each of the plurality of pixel circuits 501 .
  • the potential supplied to the one of the pair of electrodes of the liquid crystal element 570 in the pixel circuit 501 may differ between rows.
  • Examples of a method for driving the display device including the liquid crystal element 570 include a TN mode, an STN mode, a VA mode, an axially symmetric aligned micro-cell (ASM) mode, an optically compensated birefringence (OCB) mode, a ferroelectric liquid crystal (FLC) mode, an anti-ferroelectric liquid crystal (AFLC) mode, an MVA mode, a patterned vertical alignment (PVA) mode, an IPS mode, an FFS mode, and a transverse bend alignment (TBA) mode.
  • ECB electrically controlled birefringence
  • PDLC polymer-dispersed liquid crystal
  • PNLC polymer network liquid crystal
  • guest-host mode an electrically controlled birefringence (ECB) mode
  • EMB electrically controlled birefringence
  • PDLC polymer-dispersed liquid crystal
  • PNLC polymer network liquid crystal
  • guest-host mode an electrically controlled birefringence (ECB) mode
  • PDLC polymer-dispersed liquid crystal
  • PNLC polymer network liquid crystal
  • one of a source electrode and a drain electrode of the transistor 550 is electrically connected to the data line DL_n, and the other of the source electrode and the drain electrode of the transistor 550 is electrically connected to the other of the pair of electrodes of the liquid crystal element 570 .
  • a gate electrode of the transistor 550 is electrically connected to the scan line GL_m.
  • the transistor 550 is configured to be turned on or off to control whether a data signal is written.
  • One of a pair of electrodes of the capacitor 560 is electrically connected to a wiring through which a potential is supplied (hereinafter referred to as a potential supply line VL), and the other of the pair of electrodes of the capacitor 560 is electrically connected to the other of the pair of electrodes of the liquid crystal element 570 .
  • the potential of the potential supply line VL is set as appropriate in accordance with the specifications of the pixel circuit 501 .
  • the capacitor 560 functions as a storage capacitor for storing written data.
  • the gate driver 504 a in FIG. 38A sequentially selects the pixel circuits 501 row by row to turn on the transistors 550 , and data signals are written.
  • the transistor 550 When the transistor 550 is turned off, the pixel circuit 501 to which the data has been written is brought into a holding state. This operation is sequentially performed row by row; thus, an image can be displayed.
  • each of the plurality of pixel circuits 501 in FIG. 38A can have the configuration illustrated in FIG. 38C , for example.
  • the pixel circuit 501 in FIG. 38C includes transistors 552 and 554 , a capacitor 562 , and a light-emitting element 572 .
  • the transistor described in the above embodiment can be used as the transistor 552 and/or the transistor 554 .
  • One of a source electrode and a drain electrode of the transistor 552 is electrically connected to a wiring through which a data signal is supplied (hereinafter referred to as a data line DL_n).
  • a gate electrode of the transistor 552 is electrically connected to a wiring through which a gate signal is supplied (hereinafter referred to as a scan line GL_m).
  • the transistor 552 is configured to be turned on or off to control whether a data signal is written.
  • One of a pair of electrodes of the capacitor 562 is electrically connected to a wiring through which a potential is supplied (hereinafter referred to as a potential supply line VL_a), and the other of the pair of electrodes of the capacitor 562 is electrically connected to the other of the source electrode and the drain electrode of the transistor 552 .
  • the capacitor 562 functions as a storage capacitor for storing written data.
  • One of a source electrode and a drain electrode of the transistor 554 is electrically connected to the potential supply line VL_a.
  • a gate electrode of the transistor 554 is electrically connected to the other of the source electrode and the drain electrode of the transistor 552 .
  • One of an anode and a cathode of the light-emitting element 572 is electrically connected to a potential supply line VL_b, and the other of the anode and the cathode of the light-emitting element 572 is electrically connected to the other of the source electrode and the drain electrode of the transistor 554 .
  • an organic electroluminescent element also referred to as an organic EL element
  • the light-emitting element 572 is not limited thereto and may be an inorganic EL element including an inorganic material.
  • a high power supply potential VDD is supplied to one of the potential supply line VL_a and the potential supply line VL_b, and a low power supply potential Vss is supplied to the other of the potential supply line VL_a and the potential supply line VL_b.
  • the gate driver 504 a in FIG. 38A sequentially selects the pixel circuits 501 row by row to turn on the transistors 552 , and data signals are written.
  • the pixel circuit 501 to which the data has been written is brought into a holding state. Furthermore, the amount of current flowing between the source electrode and the drain electrode of the transistor 554 is controlled in accordance with the potential of the written data signal.
  • the light-emitting element 572 emits light with a luminance corresponding to the amount of flowing current. This operation is sequentially performed row by row; thus, an image can be displayed.
  • FIG. 39 a display module and electronic devices, each of which includes a semiconductor device of one embodiment of the present invention, are described with reference to FIG. 39 , FIGS. 40A to 40E , FIGS. 41A to 41G , and FIGS. 42A and 42B .
  • a touch panel 7004 connected to an FPC 7003 a display panel 7006 connected to an FPC 7005 , a backlight 7007 , a frame 7009 , a printed-circuit board 7010 , and a battery 7011 are provided between an upper cover 7001 and a lower cover 7002 .
  • the semiconductor device of one embodiment of the present invention can be used for the display panel 7006 , for example.
  • the shapes and sizes of the upper cover 7001 and the lower cover 7002 can be changed as appropriate in accordance with the sizes of the touch panel 7004 and the display panel 7006 .
  • the touch panel 7004 can be a resistive touch panel or a capacitive touch panel and overlap with the display panel 7006 .
  • a counter substrate (sealing substrate) of the display panel 7006 can have a touch panel function.
  • a photosensor may be provided in each pixel of the display panel 7006 to form an optical touch panel.
  • the backlight 7007 includes a light source 7008 .
  • One embodiment of the present invention is not limited to the structure in FIG. 39 , in which the light source 7008 is provided over the backlight 7007 .
  • a structure in which the light source 7008 is provided at an end portion of the backlight 7007 and a light diffusion plate is further provided may be employed.
  • the backlight 7007 need not be provided in the case where a self-luminous light-emitting element such as an organic EL element is used or in the case where a reflective panel or the like is employed.
  • the frame 7009 protects the display panel 7006 and functions as an electromagnetic shield for blocking electromagnetic waves generated by the operation of the printed-circuit board 7010 .
  • the frame 7009 may also function as a radiator plate.
  • the printed-circuit board 7010 includes a power supply circuit and a signal processing circuit for outputting a video signal and a clock signal.
  • a power source for supplying power to the power supply circuit an external commercial power source or the separate battery 7011 may be used.
  • the battery 7011 can be omitted in the case where a commercial power source is used.
  • the display module 7000 may be additionally provided with a member such as a polarizing plate, a retardation plate, or a prism sheet.
  • FIGS. 40A to 40E illustrate examples of electronic devices.
  • FIG. 40A is an external view of a camera 8000 to which a finder 8100 is attached.
  • the camera 8000 includes a housing 8001 , a display portion 8002 , an operation button 8003 , a shutter button 8004 , and the like. Furthermore, an attachable lens 8006 is attached to the camera 8000 .
  • the lens 8006 of the camera 8000 here is detachable from the housing 8001 for replacement, the lens 8006 may be included in the housing 8001 .
  • Images can be taken with the camera 8000 at the press of the shutter button 8004 .
  • images can be taken at the touch of the display portion 8002 that serves as a touch panel.
  • the housing 8001 of the camera 8000 includes a mount including an electrode, so that the finder 8100 , a stroboscope, or the like can be connected to the housing 8001 .
  • the finder 8100 includes a housing 8101 , a display portion 8102 , a button 8103 , and the like.
  • the housing 8101 includes a mount for engagement with the mount of the camera 8000 so that the finder 8100 can be connected to the camera 8000 .
  • the mount includes an electrode, and an image or the like received from the camera 8000 through the electrode can be displayed on the display portion 8102 .
  • the button 8103 serves as a power button.
  • the display portion 8102 can be turned on and off with the button 8103 .
  • a display device of one embodiment of the present invention can be used in the display portion 8002 of the camera 8000 and the display portion 8102 of the finder 8100 .
  • the housing 8001 of the camera 8000 may include a finder having a display device.
  • FIG. 40B is an external view of a head-mounted display 8200 .
  • the head-mounted display 8200 includes a mounting portion 8201 , a lens 8202 , a main body 8203 , a display portion 8204 , a cable 8205 , and the like.
  • the mounting portion 8201 includes a battery 8206 .
  • the main body 8203 includes a wireless receiver or the like to receive video data, such as image data, and display it on the display portion 8204 .
  • video data such as image data
  • the movement of the eyeball and the eyelid of a user is captured by a camera in the main body 8203 and then coordinates of the points the user looks at are calculated using the captured data to utilize the eye of the user as an input means.
  • the mounting portion 8201 may include a plurality of electrodes so as to be in contact with the user.
  • the main body 8203 may be configured to sense current flowing through the electrodes with the movement of the user's eyeball to recognize the direction of his or her eyes.
  • the main body 8203 may be configured to sense current flowing through the electrodes to monitor the user's pulse.
  • the mounting portion 8201 may include sensors, such as a temperature sensor, a pressure sensor, or an acceleration sensor so that the user's biological information can be displayed on the display portion 8204 .
  • the main body 8203 may be configured to sense the movement of the user's head or the like to move an image displayed on the display portion 8204 in synchronization with the movement of the user's head or the like.
  • the display device of one embodiment of the present invention can be used in the display portion 8204 .
  • FIGS. 40C to 40E are external views of a head-mounted display 8300 .
  • the head-mounted display 8300 includes a housing 8301 , a display portion 8302 , an object for fixing, such as a band, 8304 , and a pair of lenses 8305 .
  • a user can see display on the display portion 8302 through the lenses 8305 . It is favorable that the display portion 8302 be curved. When the display portion 8302 is curved, a user can feel high realistic sensation of images.
  • the structure described in this embodiment as an example has one display portion 8302 , the number of the display portions 8302 provided is not limited to one. For example, two display portions 8302 may be provided, in which case one display portion is provided for one corresponding user's eye, so that three-dimensional display using parallax or the like is possible.
  • the display device of one embodiment of the present invention can be used in the display portion 8302 .
  • the display device including the semiconductor device of one embodiment of the present invention has an extremely high resolution; thus, even when an image is magnified using the lenses 8305 as illustrated in FIG. 40E , the user does not perceive pixels, and thus a more realistic image can be displayed.
  • FIGS. 41A to 41G illustrate examples of electronic devices that are different from those illustrated in FIGS. 40A to 40E .
  • Electronic devices illustrated in FIGS. 41A to 41G include a housing 9000 , a display portion 9001 , a speaker 9003 , an operation key 9005 (including a power switch or an operation switch), a connection terminal 9006 , a sensor 9007 (a sensor having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotational frequency, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radiation, flow rate, humidity, gradient, oscillation, odor, or infrared ray), a microphone 9008 , and the like.
  • a sensor 9007 a sensor having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotational frequency, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radiation, flow rate, humidity, gradient, oscillation, odor, or infrared ray
  • a microphone 9008
  • the electronic devices in FIGS. 41A to 41G have a variety of functions such as a function of displaying a variety of information (e.g., a still image, a moving image, and a text image) on the display portion, a touch panel function, a function of displaying a calendar, date, time, and the like, a function of controlling processing with a variety of software (programs), a wireless communication function, a function of being connected to a variety of computer networks with a wireless communication function, a function of transmitting and receiving a variety of data with a wireless communication function, and a function of reading out a program or data stored in a memory medium and displaying it on the display portion.
  • the electronic devices can have a variety of functions. Although not illustrated in FIGS. 41A to 41G , the electronic devices may each have a plurality of display portions. Furthermore, the electronic devices may each be provided with a camera and the like to have a function of taking a still image, a function of taking a moving image, a function of storing the taken image in a memory medium (an external memory medium or a memory medium incorporated in the camera), a function of displaying the taken image on the display portion, or the like.
  • a memory medium an external memory medium or a memory medium incorporated in the camera
  • FIGS. 41A to 41G are described in detail below.
  • FIG. 41A is a perspective view illustrating a television device 9100 .
  • the television device 9100 can include the display portion 9001 having a large screen size of, for example, 50 inches or more, or 100 inches or more.
  • FIG. 41B is a perspective view of a portable information terminal 9101 .
  • the portable information terminal 9101 functions as, for example, one or more of a telephone set, a notebook, and an information browsing system.
  • the portable information terminal 9101 can be used as a smartphone.
  • the portable information terminal 9101 may include a speaker, a connection terminal, a sensor, or the like.
  • the portable information terminal 9101 can display text and image information on its plurality of surfaces.
  • three operation buttons 9050 also referred to as operation icons or simply as icons
  • information 9051 indicated by dashed rectangles can be displayed on another surface of the display portion 9001 .
  • Examples of the information 9051 include display indicating reception of an e-mail, a social networking service (SNS) message, or a telephone call, the title and sender of an e-mail or an SNS message, date, time, remaining battery, and reception strength of an antenna.
  • the operation buttons 9050 or the like may be displayed in place of the information 9051 .
  • FIG. 41C is a perspective view of a portable information terminal 9102 .
  • the portable information terminal 9102 has a function of displaying information on three or more surfaces of the display portion 9001 .
  • information 9052 , information 9053 , and information 9054 are displayed on different surfaces.
  • a user of the portable information terminal 9102 can see the display (here, the information 9053 ) on the portable information terminal 9102 put in a breast pocket of his/her clothes.
  • a caller's phone number, name, or the like of an incoming call is displayed in a position that can be seen from above the portable information terminal 9102 .
  • the user can see the display without taking out the portable information terminal 9102 from the pocket and decide whether to answer the call.
  • FIG. 41D is a perspective view of a watch-type portable information terminal 9200 .
  • the portable information terminal 9200 is capable of executing a variety of applications such as mobile phone calls, e-mailing, reading and editing texts, music reproduction, Internet communication, and a computer game.
  • the display surface of the display portion 9001 is curved, and display can be performed on the curved display surface.
  • the portable information terminal 9200 can employ near field communication conformable to a communication standard. For example, hands-free calling can be achieved by mutual communication between the portable information terminal 9200 and a headset capable of wireless communication.
  • the portable information terminal 9200 includes the connection terminal 9006 and can perform direct data communication with another information terminal via a connector. Charging through the connection terminal 9006 is also possible. Note that the charging operation may be performed by wireless power feeding without using the connection terminal 9006 .
  • FIGS. 41E, 41F, and 41G are perspective views of a foldable portable information terminal 9201 that is opened, that is shifted from the opened state to the folded state or from the folded state to the opened state, and that is folded, respectively.
  • the portable information terminal 9201 is highly portable when folded. When the portable information terminal 9201 is opened, a seamless large display region is highly browsable.
  • the display portion 9001 of the portable information terminal 9201 is supported by three housings 9000 joined by hinges 9055 . By being folded at the hinges 9055 between the two adjacent housings 9000 , the portable information terminal 9201 can be reversibly changed in shape from the opened state to the folded state. For example, the portable information terminal 9201 can be bent with a radius of curvature greater than or equal to 1 mm and less than or equal to 150 mm.
  • FIGS. 42A and 42B are perspective views of a display device including a plurality of display panels.
  • the plurality of display panels are wound in the perspective view in FIG. 42A and are unwound in the perspective view in FIG. 42B .
  • a display device 9500 illustrated in FIGS. 42A and 42B includes a plurality of display panels 9501 , a hinge 9511 , and a bearing 9512 .
  • the plurality of display panels 9501 each include a display region 9502 and a light-transmitting region 9503 .
  • Each of the plurality of display panels 9501 is flexible. Two adjacent display panels 9501 are provided so as to partly overlap with each other. For example, the light-transmitting regions 9503 of the two adjacent display panels 9501 can overlap with each other. A display device having a large screen can be obtained with the plurality of display panels 9501 .
  • the display device is highly versatile because the display panels 9501 can be wound depending on its use.
  • the display regions 9502 of the adjacent display panels 9501 are separated from each other in FIGS. 42A and 42B , without limitation to this structure, the display regions 9502 of the adjacent display panels 9501 may overlap with each other without any space so that a continuous display region 9502 is obtained, for example.
  • the electronic devices described in this embodiment are characterized by having a display portion for displaying some sort of information.
  • the semiconductor device of one embodiment of the present invention can also be used for an electronic device that does not have a display portion.
  • Sample A1 a 100-nm-thick oxide semiconductor film was provided over a glass substrate.
  • the proportion of gas flow rate may be represented by a percentage of oxygen flow rate which indicates the proportion of the oxygen flow rate with respect to the total gas flow rate.
  • the percentage of oxygen flow rate under the fabrication conditions for Sample A1 was 10%.
  • Sample A2 a 100-nm-thick oxide semiconductor film was provided over a glass substrate.
  • the percentage of oxygen flow rate under the fabrication conditions for Sample A2 was 100%.
  • Sample A1 and Sample A2 are different from each other in the percentage of oxygen flow rate at the time of forming the oxide semiconductor film.
  • the glass substrates used for Sample A1 and Sample A2 were each a large glass substrate with a size of 600 mm ⁇ 720 mm and a thickness of 0.7 mm.
  • the XRD measurement results of Sample A1 are shown in FIG. 43A and those of Sample A2 are shown in FIG. 43B .
  • the XRD measurement was performed at three points within the glass substrate of each sample.
  • a powder method (also referred to as a ⁇ -2 ⁇ method) which is a kind of an out-of-plane method was used for the XRD measurement.
  • a ⁇ -2 ⁇ method X-ray diffraction intensity is measured while an incident angle of an X-ray is changed and the angle of a detector facing an X-ray source is equal to the incident angle.
  • the vertical axis represents the diffraction intensity in an arbitrary unit and the horizontal axis represents the angle 2 ⁇ .
  • three XRD profiles are shown together in each graph.
  • the IGZO film was formed in an atmosphere including an argon gas at 180 sccm and an oxygen gas at 20 sccm, where the pressure was controlled to 0.6 Pa, the substrate temperature was room temperature, and an alternating-current power of 2.5 kW was applied.
  • a cross section of the IGZO film of Sample B1 was subjected to measurement using energy dispersive X-ray spectroscopy (EDX).
  • EDX energy dispersive X-ray spectroscopy
  • the EDX measurement was performed using an atomic resolution analytical electron microscope JEM-ARM200F manufactured by JEOL Ltd. under conditions where the acceleration voltage was 200 kV, and irradiation with an electron beam with a diameter of approximately 0.1 nm ⁇ was performed.
  • An energy dispersive X-ray spectrometer JED-2300T was used as an elemental analysis apparatus.
  • a Si drift detector was used to detect X-rays emitted from Sample B1.
  • an EDX spectrum of a point is obtained in such a manner that electron beam irradiation is performed on the point in an analysis target region of Sample B1, and the energy of characteristic X-rays of the sample generated by the irradiation and its frequency are measured.
  • peaks of an EDX spectrum of the point were attributed to electron transitions in an In atom, a Ga atom, a Zn atom, and an O atom, and the proportions of the atoms in the point were calculated.
  • An EDX mapping image indicating distributions of proportions of the atoms can be obtained through this process in an analysis target region of Sample B1.
  • FIG. 44 shows an EDX mapping image of In atoms in the cross section of the IGZO film of Sample B1.
  • the EDX mapping image in FIG. 44 shows the proportions [atomic %] of In atoms in some points of the IGZO film.
  • the proportions of In atoms in relatively dark regions in FIG. 44 are low, and the lowest proportion is 10.85 atomic %.
  • the proportions of In atoms in relatively light regions in FIG. 44 are high, and the highest proportion is 25.21 atomic %.
  • the EDX mapping image in FIG. 44 shows the distribution of light and dark, indicating segregation of In atoms in the cross section of the IGZO film.
  • many of the relatively light regions in the EDX mapping image have a substantially circular or elliptical shape.
  • regions formed by connection of a plurality of regions having a substantially circular or elliptical shape are observed.
  • regions having a substantially circular or elliptical shape are formed in a net-like manner.
  • the relatively light regions are regions where In exists at a high concentration, and correspond to Regions A described in the above embodiment.
  • each of Regions A is not so large as to cross the analysis target region longitudinally or transversely, and is formed in an island-like manner and surrounded by a relatively dark region (corresponding to Region B described in the above embodiment). Regions with an intermediate shade are also formed between Regions A and Region B, and in some portions, the boundary between Regions A and B is not clear. Many of Regions A having a substantially circular or elliptical shape have a size in the range from approximately 0.1 nm to 5 nm.
  • the IGZO film of Sample B1 is a composite oxide semiconductor where In-rich Regions A and In-poor Region B are formed. Regions A contribute to the on-state current and field-effect mobility of a transistor, and Region B contributes to the switching characteristics of a transistor. Therefore, with the use of the composite oxide semiconductor, a transistor with favorable electrical characteristics can be manufactured.
  • Regions A are formed in an island-like manner and surrounded by Region B, it is possible to suppress an increase in off-state current due to connection of a source and a drain of a transistor to each other through Regions A.
  • an IGZO film of Sample C1 was formed in an atmosphere including an argon gas at 140 sccm and an oxygen gas at 60 sccm, where the substrate temperature was 170° C. Note that the other conditions for forming the IGZO film of Sample C1 are similar to those for the IGZO film of Sample B1.
  • FIG. 45A shows the BF-STEM image of Sample B1
  • FIG. 45B shows the BF-STEM image of Sample C1.
  • More samples were fabricated by forming IGZO films at different oxygen flow rates and different substrate temperatures, and were subjected to crystallinity evaluation.
  • the IGZO films of these samples were each formed at an oxygen flow rate ratio of 10% (an oxygen gas at 20 sccm and an argon gas at 180 sccm), 30% (an oxygen gas at 60 sccm and an argon gas at 140 sccm), 50% (an oxygen gas at 100 sccm and an argon gas at 100 sccm), 70% (an oxygen gas at 140 sccm and an argon gas at 60 sccm), or 100% (an oxygen gas at 200 sccm) and a substrate temperature of room temperature, 130° C., or 170° C. Note that the other conditions for forming the IGZO film of each sample are similar to those for the IGZO film of Sample B1.
  • the crystallinity of the IGZO film of each sample was evaluated by XRD measurement.
  • the XRD measurement was performed using a powder method (also referred to as a ⁇ -2 ⁇ method), which is a kind of an out-of-plane method.
  • a powder method also referred to as a ⁇ -2 ⁇ method
  • X-ray diffraction intensity is measured while an incident angle of an X-ray is changed and the angle of a detector facing an X-ray source is equal to the incident angle.
  • FIG. 46A shows XRD measurement results of the samples. As shown in FIG. 46B , the measurement was performed at three points within the glass substrate of each sample.
  • FIG. 46A the vertical axis represents the diffraction intensity in an arbitrary unit, and the horizontal axis represents the angle 2 ⁇ .
  • FIG. 46A three XRD profiles corresponding to the three points in FIG. 46B are shown together in each graph.
  • the IGZO film formed under conditions similar to those for the IGZO film of Sample B1 includes a crystal part with c-axis alignment, by XRD measurement.
  • a crystal part with c-axis alignment in a microscopic region can be observed by taking a BF-STEM image or the like as shown in FIG. 45A .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Human Computer Interaction (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Thin Film Transistor (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)
  • Liquid Crystal (AREA)
  • Signal Processing (AREA)
US15/444,703 2016-03-04 2017-02-28 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device Abandoned US20170256654A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US16/787,624 US11437524B2 (en) 2016-03-04 2020-02-11 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US17/579,857 US11869981B2 (en) 2016-03-04 2022-01-20 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP2016041739 2016-03-04
JP2016-041739 2016-03-04
JP2016048706 2016-03-11
JP2016-048706 2016-03-11
JP2016125377 2016-06-24
JP2016-125377 2016-06-24
JP2016-125381 2016-06-24
JP2016125381 2016-06-24

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/787,624 Division US11437524B2 (en) 2016-03-04 2020-02-11 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device

Publications (1)

Publication Number Publication Date
US20170256654A1 true US20170256654A1 (en) 2017-09-07

Family

ID=59723743

Family Applications (3)

Application Number Title Priority Date Filing Date
US15/444,703 Abandoned US20170256654A1 (en) 2016-03-04 2017-02-28 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US16/787,624 Active 2037-07-04 US11437524B2 (en) 2016-03-04 2020-02-11 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US17/579,857 Active 2037-03-02 US11869981B2 (en) 2016-03-04 2022-01-20 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device

Family Applications After (2)

Application Number Title Priority Date Filing Date
US16/787,624 Active 2037-07-04 US11437524B2 (en) 2016-03-04 2020-02-11 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US17/579,857 Active 2037-03-02 US11869981B2 (en) 2016-03-04 2022-01-20 Semiconductor device, manufacturing method thereof, and display device including the semiconductor device

Country Status (6)

Country Link
US (3) US20170256654A1 (zh)
JP (3) JP7008415B2 (zh)
KR (1) KR20180124874A (zh)
CN (2) CN115954389A (zh)
TW (3) TWI754506B (zh)
WO (1) WO2017149428A1 (zh)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170256647A1 (en) * 2016-03-04 2017-09-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, method for manufacturing the same, or display device including the same
US20170263783A1 (en) * 2016-03-11 2017-09-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US9960190B2 (en) 2016-03-22 2018-05-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US10388738B2 (en) 2016-04-01 2019-08-20 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor and method for manufacturing the same
US20210057417A1 (en) * 2018-03-21 2021-02-25 Samsung Electronics Co., Ltd. Semiconductor device including active region with variable atomic concentration of oxide semiconductor material and method of forming the same
US10942408B2 (en) 2016-04-01 2021-03-09 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor, semiconductor device using the composite oxide semiconductor, and display device including the semiconductor device
US20210183988A1 (en) * 2018-03-08 2021-06-17 Samsung Display Co., Ltd. Stretchable display device
US20210265443A1 (en) * 2020-02-24 2021-08-26 Industry-Academic Cooperation Foundation, Yonsei University Organic light emitting diode, and using stretchable light-emitting material and a manufacturing method of thereof
US20210294395A1 (en) * 2020-03-20 2021-09-23 Garmin Switzerland Gmbh Multi-cell photovoltaic for a portable electronic device
US11150753B2 (en) * 2019-06-20 2021-10-19 Samsung Display Co., Ltd. Display device including a touch detecting unit having an insulating pattern
US20210343876A1 (en) * 2018-08-01 2021-11-04 Idemitsu Kosan Co.,Ltd. Crystal structure compound, oxide sintered body, sputtering target, crystalline oxide thin film, amorphous oxide thin film, thin film transistor and electronic equipment
US20220020780A1 (en) * 2019-06-26 2022-01-20 Boe Technology Group Co., Ltd. Thin film transistor and method of manufacturing the same, display substrate, and display device
US11257873B2 (en) * 2018-02-05 2022-02-22 Hkc Corporation Limtted Display panel, and display device having an IGZO layer
US11450691B2 (en) 2016-04-13 2022-09-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the semiconductor device
US20230223479A1 (en) * 2022-01-07 2023-07-13 Adrc. Co. Kr Thin film transistor and manufacturing method for the same
US11717912B2 (en) 2019-03-18 2023-08-08 Shinkawa Ltd. Capillary guide device and wire bonding apparatus

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102451574B1 (ko) 2018-01-30 2022-10-06 가부시키가이샤 신가와 와이어 본딩 장치
JP7321492B2 (ja) 2018-01-30 2023-08-07 株式会社新川 ワイヤボンディング装置
TWI722376B (zh) 2018-01-30 2021-03-21 日商新川股份有限公司 致動器以及打線接合裝置
JP2020092222A (ja) * 2018-12-07 2020-06-11 日新電機株式会社 薄膜トランジスタ及びその製造方法
US11239399B2 (en) * 2019-02-05 2022-02-01 Facebook Technologies, Llc Architecture for hybrid TFT-based micro display projector
KR20200128324A (ko) 2019-05-03 2020-11-12 삼성디스플레이 주식회사 유기 발광 표시 장치 및 유기 발광 표시 장치의 제조 방법
CN110148592B (zh) * 2019-05-21 2020-12-11 上海天马有机发光显示技术有限公司 一种显示面板、包含其的显示装置
CN110413149B (zh) * 2019-07-04 2021-04-27 深圳市华星光电半导体显示技术有限公司 触控显示装置及其制作方法
TWI738509B (zh) * 2020-09-15 2021-09-01 宏達國際電子股份有限公司 近眼式顯示器裝置及其顏色辨識度的增強方法
US20240014218A1 (en) * 2020-11-17 2024-01-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the semiconductor device
CN114594600B (zh) * 2020-12-03 2023-08-15 中移(成都)信息通信科技有限公司 近眼显示系统、固定装置及其信号处理方法、设备及介质
US12050754B2 (en) * 2021-11-18 2024-07-30 Samsung Electronics Co., Ltd. Electronic device including magnet array

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090189153A1 (en) * 2005-09-16 2009-07-30 Canon Kabushiki Kaisha Field-effect transistor
US20110240987A1 (en) * 2010-04-06 2011-10-06 Samsung Electronics Co., Ltd. Thin film transistor, and method of manufacturing the same
US20130187151A1 (en) * 2012-01-20 2013-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20130334523A1 (en) * 2012-06-15 2013-12-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20140034946A1 (en) * 2012-08-03 2014-02-06 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor stacked film and semiconductor device
US20140042435A1 (en) * 2012-08-10 2014-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20140084283A1 (en) * 2012-09-24 2014-03-27 Electronics And Telecommunications Research Institute Thin film transistor and method for manufacturing the same
US20150084043A1 (en) * 2013-09-23 2015-03-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20160056043A1 (en) * 2014-08-22 2016-02-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device, Method for Manufacturing Semiconductor Device, and Electronic Appliance Having Semiconductor Device
US20180219097A1 (en) * 2015-07-27 2018-08-02 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same

Family Cites Families (147)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60198861A (ja) 1984-03-23 1985-10-08 Fujitsu Ltd 薄膜トランジスタ
JPH0244256B2 (ja) 1987-01-28 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn2o5deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244260B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn5o8deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPS63210023A (ja) 1987-02-24 1988-08-31 Natl Inst For Res In Inorg Mater ＩｎＧａＺｎ↓４Ｏ↓７で示される六方晶系の層状構造を有する化合物およびその製造法
JPH0244258B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn3o6deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244262B2 (ja) 1987-02-27 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn6o9deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244263B2 (ja) 1987-04-22 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn7o10deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH05251705A (ja) 1992-03-04 1993-09-28 Fuji Xerox Co Ltd 薄膜トランジスタ
JP3479375B2 (ja) 1995-03-27 2003-12-15 科学技術振興事業団 亜酸化銅等の金属酸化物半導体による薄膜トランジスタとｐｎ接合を形成した金属酸化物半導体装置およびそれらの製造方法
JPH11505377A (ja) 1995-08-03 1999-05-18 フィリップス エレクトロニクス ネムローゼ フェンノートシャップ 半導体装置
JP3625598B2 (ja) 1995-12-30 2005-03-02 三星電子株式会社 液晶表示装置の製造方法
JP4170454B2 (ja) 1998-07-24 2008-10-22 Ｈｏｙａ株式会社 透明導電性酸化物薄膜を有する物品及びその製造方法
JP2000150861A (ja) 1998-11-16 2000-05-30 Tdk Corp 酸化物薄膜
JP3276930B2 (ja) 1998-11-17 2002-04-22 科学技術振興事業団 トランジスタ及び半導体装置
TW460731B (en) 1999-09-03 2001-10-21 Ind Tech Res Inst Electrode structure and production method of wide viewing angle LCD
JP4089858B2 (ja) 2000-09-01 2008-05-28 国立大学法人東北大学 半導体デバイス
KR20020038482A (ko) 2000-11-15 2002-05-23 모리시타 요이찌 박막 트랜지스터 어레이, 그 제조방법 및 그것을 이용한표시패널
JP3997731B2 (ja) 2001-03-19 2007-10-24 富士ゼロックス株式会社 基材上に結晶性半導体薄膜を形成する方法
JP2002289859A (ja) 2001-03-23 2002-10-04 Minolta Co Ltd 薄膜トランジスタ
JP3925839B2 (ja) 2001-09-10 2007-06-06 シャープ株式会社 半導体記憶装置およびその試験方法
JP4090716B2 (ja) 2001-09-10 2008-05-28 雅司 川崎 薄膜トランジスタおよびマトリクス表示装置
JP4164562B2 (ja) 2002-09-11 2008-10-15 独立行政法人科学技術振興機構 ホモロガス薄膜を活性層として用いる透明薄膜電界効果型トランジスタ
US7061014B2 (en) 2001-11-05 2006-06-13 Japan Science And Technology Agency Natural-superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film
JP4083486B2 (ja) 2002-02-21 2008-04-30 独立行政法人科学技術振興機構 ＬｎＣｕＯ（Ｓ，Ｓｅ，Ｔｅ）単結晶薄膜の製造方法
US7049190B2 (en) 2002-03-15 2006-05-23 Sanyo Electric Co., Ltd. Method for forming ZnO film, method for forming ZnO semiconductor layer, method for fabricating semiconductor device, and semiconductor device
JP3933591B2 (ja) 2002-03-26 2007-06-20 淳二 城戸 有機エレクトロルミネッセント素子
US7339187B2 (en) 2002-05-21 2008-03-04 State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University Transistor structures
JP2004022625A (ja) 2002-06-13 2004-01-22 Murata Mfg Co Ltd 半導体デバイス及び該半導体デバイスの製造方法
US7105868B2 (en) 2002-06-24 2006-09-12 Cermet, Inc. High-electron mobility transistor with zinc oxide
US7067843B2 (en) 2002-10-11 2006-06-27 E. I. Du Pont De Nemours And Company Transparent oxide semiconductor thin film transistors
JP4166105B2 (ja) 2003-03-06 2008-10-15 シャープ株式会社 半導体装置およびその製造方法
JP2004273732A (ja) 2003-03-07 2004-09-30 Sharp Corp アクティブマトリクス基板およびその製造方法
JP4108633B2 (ja) 2003-06-20 2008-06-25 シャープ株式会社 薄膜トランジスタおよびその製造方法ならびに電子デバイス
US7262463B2 (en) 2003-07-25 2007-08-28 Hewlett-Packard Development Company, L.P. Transistor including a deposited channel region having a doped portion
US7297977B2 (en) 2004-03-12 2007-11-20 Hewlett-Packard Development Company, L.P. Semiconductor device
US20070194379A1 (en) 2004-03-12 2007-08-23 Japan Science And Technology Agency Amorphous Oxide And Thin Film Transistor
US7282782B2 (en) 2004-03-12 2007-10-16 Hewlett-Packard Development Company, L.P. Combined binary oxide semiconductor device
US7145174B2 (en) 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
US7211825B2 (en) 2004-06-14 2007-05-01 Yi-Chi Shih Indium oxide-based thin film transistors and circuits
JP2006100760A (ja) 2004-09-02 2006-04-13 Casio Comput Co Ltd 薄膜トランジスタおよびその製造方法
US7285501B2 (en) 2004-09-17 2007-10-23 Hewlett-Packard Development Company, L.P. Method of forming a solution processed device
US7298084B2 (en) 2004-11-02 2007-11-20 3M Innovative Properties Company Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes
EP2453480A2 (en) 2004-11-10 2012-05-16 Canon Kabushiki Kaisha Amorphous oxide and field effect transistor
US7863611B2 (en) 2004-11-10 2011-01-04 Canon Kabushiki Kaisha Integrated circuits utilizing amorphous oxides
US7791072B2 (en) 2004-11-10 2010-09-07 Canon Kabushiki Kaisha Display
WO2006051995A1 (en) 2004-11-10 2006-05-18 Canon Kabushiki Kaisha Field effect transistor employing an amorphous oxide
US7453065B2 (en) 2004-11-10 2008-11-18 Canon Kabushiki Kaisha Sensor and image pickup device
US7872259B2 (en) 2004-11-10 2011-01-18 Canon Kabushiki Kaisha Light-emitting device
US7829444B2 (en) 2004-11-10 2010-11-09 Canon Kabushiki Kaisha Field effect transistor manufacturing method
US7579224B2 (en) 2005-01-21 2009-08-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a thin film semiconductor device
TWI390735B (zh) 2005-01-28 2013-03-21 Semiconductor Energy Lab 半導體裝置，電子裝置，和半導體裝置的製造方法
TWI412138B (zh) 2005-01-28 2013-10-11 Semiconductor Energy Lab 半導體裝置，電子裝置，和半導體裝置的製造方法
US7858451B2 (en) 2005-02-03 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Electronic device, semiconductor device and manufacturing method thereof
US7948171B2 (en) 2005-02-18 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20060197092A1 (en) 2005-03-03 2006-09-07 Randy Hoffman System and method for forming conductive material on a substrate
US8681077B2 (en) 2005-03-18 2014-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and display device, driving method and electronic apparatus thereof
WO2006105077A2 (en) 2005-03-28 2006-10-05 Massachusetts Institute Of Technology Low voltage thin film transistor with high-k dielectric material
US7645478B2 (en) 2005-03-31 2010-01-12 3M Innovative Properties Company Methods of making displays
US8300031B2 (en) 2005-04-20 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element
JP2006344849A (ja) 2005-06-10 2006-12-21 Casio Comput Co Ltd 薄膜トランジスタ
US7402506B2 (en) 2005-06-16 2008-07-22 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7691666B2 (en) 2005-06-16 2010-04-06 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7507618B2 (en) 2005-06-27 2009-03-24 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
KR100711890B1 (ko) 2005-07-28 2007-04-25 삼성에스디아이 주식회사 유기 발광표시장치 및 그의 제조방법
JP2007059128A (ja) 2005-08-23 2007-03-08 Canon Inc 有機ｅｌ表示装置およびその製造方法
JP2007073705A (ja) 2005-09-06 2007-03-22 Canon Inc 酸化物半導体チャネル薄膜トランジスタおよびその製造方法
JP5116225B2 (ja) 2005-09-06 2013-01-09 キヤノン株式会社 酸化物半導体デバイスの製造方法
JP4280736B2 (ja) 2005-09-06 2009-06-17 キヤノン株式会社 半導体素子
JP4850457B2 (ja) 2005-09-06 2012-01-11 キヤノン株式会社 薄膜トランジスタ及び薄膜ダイオード
EP1998373A3 (en) 2005-09-29 2012-10-31 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device having oxide semiconductor layer and manufacturing method thereof
JP5037808B2 (ja) 2005-10-20 2012-10-03 キヤノン株式会社 アモルファス酸化物を用いた電界効果型トランジスタ、及び該トランジスタを用いた表示装置
KR101103374B1 (ko) 2005-11-15 2012-01-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체장치
TWI292281B (en) 2005-12-29 2008-01-01 Ind Tech Res Inst Pixel structure of active organic light emitting diode and method of fabricating the same
US7867636B2 (en) 2006-01-11 2011-01-11 Murata Manufacturing Co., Ltd. Transparent conductive film and method for manufacturing the same
JP4977478B2 (ja) 2006-01-21 2012-07-18 三星電子株式会社 ＺｎＯフィルム及びこれを用いたＴＦＴの製造方法
US7576394B2 (en) 2006-02-02 2009-08-18 Kochi Industrial Promotion Center Thin film transistor including low resistance conductive thin films and manufacturing method thereof
US7977169B2 (en) 2006-02-15 2011-07-12 Kochi Industrial Promotion Center Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof
KR20070101595A (ko) 2006-04-11 2007-10-17 삼성전자주식회사 ＺｎＯ ＴＦＴ
US20070252928A1 (en) 2006-04-28 2007-11-01 Toppan Printing Co., Ltd. Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof
JP5028033B2 (ja) 2006-06-13 2012-09-19 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4609797B2 (ja) 2006-08-09 2011-01-12 Ｎｅｃ液晶テクノロジー株式会社 薄膜デバイス及びその製造方法
JP4999400B2 (ja) 2006-08-09 2012-08-15 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4332545B2 (ja) 2006-09-15 2009-09-16 キヤノン株式会社 電界効果型トランジスタ及びその製造方法
JP5164357B2 (ja) 2006-09-27 2013-03-21 キヤノン株式会社 半導体装置及び半導体装置の製造方法
JP4274219B2 (ja) 2006-09-27 2009-06-03 セイコーエプソン株式会社 電子デバイス、有機エレクトロルミネッセンス装置、有機薄膜半導体装置
US7622371B2 (en) 2006-10-10 2009-11-24 Hewlett-Packard Development Company, L.P. Fused nanocrystal thin film semiconductor and method
US7772021B2 (en) 2006-11-29 2010-08-10 Samsung Electronics Co., Ltd. Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays
JP2008140684A (ja) 2006-12-04 2008-06-19 Toppan Printing Co Ltd カラーｅｌディスプレイおよびその製造方法
KR101303578B1 (ko) 2007-01-05 2013-09-09 삼성전자주식회사 박막 식각 방법
US8207063B2 (en) 2007-01-26 2012-06-26 Eastman Kodak Company Process for atomic layer deposition
KR100851215B1 (ko) 2007-03-14 2008-08-07 삼성에스디아이 주식회사 박막 트랜지스터 및 이를 이용한 유기 전계 발광표시장치
US7795613B2 (en) 2007-04-17 2010-09-14 Toppan Printing Co., Ltd. Structure with transistor
KR101325053B1 (ko) 2007-04-18 2013-11-05 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 이의 제조 방법
KR20080094300A (ko) 2007-04-19 2008-10-23 삼성전자주식회사 박막 트랜지스터 및 그 제조 방법과 박막 트랜지스터를포함하는 평판 디스플레이
KR101334181B1 (ko) 2007-04-20 2013-11-28 삼성전자주식회사 선택적으로 결정화된 채널층을 갖는 박막 트랜지스터 및 그제조 방법
WO2008133345A1 (en) 2007-04-25 2008-11-06 Canon Kabushiki Kaisha Oxynitride semiconductor
KR101345376B1 (ko) 2007-05-29 2013-12-24 삼성전자주식회사 ＺｎＯ 계 박막 트랜지스터 및 그 제조방법
JP5215158B2 (ja) 2007-12-17 2013-06-19 富士フイルム株式会社 無機結晶性配向膜及びその製造方法、半導体デバイス
JP5345456B2 (ja) 2008-08-14 2013-11-20 富士フイルム株式会社 薄膜電界効果型トランジスタ
JP4623179B2 (ja) 2008-09-18 2011-02-02 ソニー株式会社 薄膜トランジスタおよびその製造方法
JP5451280B2 (ja) 2008-10-09 2014-03-26 キヤノン株式会社 ウルツ鉱型結晶成長用基板およびその製造方法ならびに半導体装置
KR101259727B1 (ko) * 2008-10-24 2013-04-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US8704216B2 (en) * 2009-02-27 2014-04-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2010282128A (ja) * 2009-06-08 2010-12-16 Fuji Xerox Co Ltd 表示媒体及び表示装置
KR101803553B1 (ko) 2009-11-28 2017-11-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
KR101768433B1 (ko) 2009-12-18 2017-08-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 제작 방법
KR101623956B1 (ko) * 2010-01-15 2016-05-24 삼성전자주식회사 트랜지스터와 그 제조방법 및 트랜지스터를 포함하는 전자소자
JP2011187506A (ja) 2010-03-04 2011-09-22 Sony Corp 薄膜トランジスタおよびその製造方法、並びに表示装置
US9246010B2 (en) * 2010-07-14 2016-01-26 Sharp Kabushiki Kaisha Thin film transistor substrate
JP6013685B2 (ja) 2011-07-22 2016-10-25 株式会社半導体エネルギー研究所 半導体装置
JP5679933B2 (ja) 2011-08-12 2015-03-04 富士フイルム株式会社 薄膜トランジスタ及びその製造方法、表示装置、イメージセンサー、ｘ線センサー並びにｘ線デジタル撮影装置
JP5917385B2 (ja) 2011-12-27 2016-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR102316107B1 (ko) 2012-05-31 2021-10-21 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
KR102213518B1 (ko) * 2012-06-29 2021-02-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
JP6220597B2 (ja) 2012-08-10 2017-10-25 株式会社半導体エネルギー研究所 半導体装置
KR20140026257A (ko) * 2012-08-23 2014-03-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시 장치
JP5951442B2 (ja) 2012-10-17 2016-07-13 株式会社半導体エネルギー研究所 半導体装置
KR102220279B1 (ko) 2012-10-19 2021-02-24 가부시키가이샤 한도오따이 에네루기 켄큐쇼 산화물 반도체막을 포함하는 다층막 및 반도체 장치의 제작 방법
KR102712705B1 (ko) 2012-12-28 2024-10-04 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US9190527B2 (en) 2013-02-13 2015-11-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of semiconductor device
JP2015053477A (ja) * 2013-08-05 2015-03-19 株式会社半導体エネルギー研究所 半導体装置および半導体装置の作製方法
JP2015065424A (ja) * 2013-08-27 2015-04-09 株式会社半導体エネルギー研究所 酸化物膜の形成方法、半導体装置の作製方法
JP6383616B2 (ja) 2013-09-25 2018-08-29 株式会社半導体エネルギー研究所 半導体装置
US9349751B2 (en) * 2013-12-12 2016-05-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9246013B2 (en) * 2013-12-18 2016-01-26 Intermolecular, Inc. IGZO devices with composite channel layers and methods for forming the same
WO2015097586A1 (en) * 2013-12-25 2015-07-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR102320576B1 (ko) 2013-12-27 2021-11-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US9929044B2 (en) 2014-01-30 2018-03-27 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
KR102317297B1 (ko) 2014-02-19 2021-10-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 산화물, 반도체 장치, 모듈, 및 전자 장치
TWI675004B (zh) 2014-02-21 2019-10-21 日商半導體能源研究所股份有限公司 半導體膜、電晶體、半導體裝置、顯示裝置以及電子裝置
CN103887345A (zh) * 2014-03-28 2014-06-25 南京中电熊猫液晶显示科技有限公司 一种氧化物薄膜晶体管及其制造方法
US20150287831A1 (en) 2014-04-08 2015-10-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device including semiconductor device
CN106256017B (zh) * 2014-04-18 2020-02-07 株式会社半导体能源研究所 半导体装置、包括该半导体装置的显示装置
TWI666776B (zh) * 2014-06-20 2019-07-21 日商半導體能源研究所股份有限公司 半導體裝置以及包括該半導體裝置的顯示裝置
CN106537604B (zh) * 2014-07-15 2020-09-11 株式会社半导体能源研究所 半导体装置及其制造方法以及包括该半导体装置的显示装置
US20160042696A1 (en) 2014-08-08 2016-02-11 Semiconductor Energy Laboratory Co., Ltd. Display panel, data processing device, program
US9722091B2 (en) 2014-09-12 2017-08-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20160117045A1 (en) 2014-10-27 2016-04-28 Semiconductor Energy Laboratory Co., Ltd. Oscillator Circuit, Phase Locked Loop, and Electronic Device
TWI652362B (zh) 2014-10-28 2019-03-01 日商半導體能源研究所股份有限公司 氧化物及其製造方法
TWI686874B (zh) 2014-12-26 2020-03-01 日商半導體能源研究所股份有限公司 半導體裝置、顯示裝置、顯示模組、電子裝置、氧化物及氧化物的製造方法
JP6674269B2 (ja) * 2015-02-09 2020-04-01 株式会社半導体エネルギー研究所 半導体装置、及び半導体装置の作製方法
KR102653836B1 (ko) 2015-03-03 2024-04-03 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치, 그 제작 방법, 또는 그를 포함하는 표시 장치
TWI629791B (zh) * 2015-04-13 2018-07-11 友達光電股份有限公司 主動元件結構及其製作方法
US11189736B2 (en) 2015-07-24 2021-11-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2017149413A1 (en) 2016-03-04 2017-09-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR102513161B1 (ko) 2016-03-11 2023-03-22 가부시키가이샤 한도오따이 에네루기 켄큐쇼 복합체 및 트랜지스터
KR20180123028A (ko) 2016-03-11 2018-11-14 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장비, 상기 반도체 장치의 제작 방법, 및 상기 반도체 장치를 포함하는 표시 장치

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090189153A1 (en) * 2005-09-16 2009-07-30 Canon Kabushiki Kaisha Field-effect transistor
US20110240987A1 (en) * 2010-04-06 2011-10-06 Samsung Electronics Co., Ltd. Thin film transistor, and method of manufacturing the same
US20130187151A1 (en) * 2012-01-20 2013-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20130334523A1 (en) * 2012-06-15 2013-12-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20140034946A1 (en) * 2012-08-03 2014-02-06 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor stacked film and semiconductor device
US20140042435A1 (en) * 2012-08-10 2014-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20140084283A1 (en) * 2012-09-24 2014-03-27 Electronics And Telecommunications Research Institute Thin film transistor and method for manufacturing the same
US20150084043A1 (en) * 2013-09-23 2015-03-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20160056043A1 (en) * 2014-08-22 2016-02-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device, Method for Manufacturing Semiconductor Device, and Electronic Appliance Having Semiconductor Device
US20180219097A1 (en) * 2015-07-27 2018-08-02 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170256647A1 (en) * 2016-03-04 2017-09-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, method for manufacturing the same, or display device including the same
US10263114B2 (en) * 2016-03-04 2019-04-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, method for manufacturing the same, or display device including the same
US10796903B2 (en) 2016-03-11 2020-10-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US20170263783A1 (en) * 2016-03-11 2017-09-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US10134914B2 (en) * 2016-03-11 2018-11-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US11557612B2 (en) 2016-03-11 2023-01-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US10236306B2 (en) 2016-03-22 2019-03-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US10707238B2 (en) 2016-03-22 2020-07-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US11721769B2 (en) 2016-03-22 2023-08-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US11489076B2 (en) 2016-03-22 2022-11-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US12046679B2 (en) 2016-03-22 2024-07-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US9960190B2 (en) 2016-03-22 2018-05-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US10388738B2 (en) 2016-04-01 2019-08-20 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor and method for manufacturing the same
US10886373B2 (en) 2016-04-01 2021-01-05 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor and method for manufacturing the same
US10942408B2 (en) 2016-04-01 2021-03-09 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor, semiconductor device using the composite oxide semiconductor, and display device including the semiconductor device
US11537019B2 (en) 2016-04-01 2022-12-27 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor, semiconductor device using the composite oxide semiconductor, and display device including the semiconductor device
US11940702B2 (en) 2016-04-01 2024-03-26 Semiconductor Energy Laboratory Co., Ltd. Composite oxide semiconductor, semiconductor device using the composite oxide semiconductor, and display device including the semiconductor device
US11450691B2 (en) 2016-04-13 2022-09-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the semiconductor device
US11257873B2 (en) * 2018-02-05 2022-02-22 Hkc Corporation Limtted Display panel, and display device having an IGZO layer
US12082470B2 (en) * 2018-03-08 2024-09-03 Samsung Display Co., Ltd. Stretchable display device
US20210183988A1 (en) * 2018-03-08 2021-06-17 Samsung Display Co., Ltd. Stretchable display device
US11594591B2 (en) * 2018-03-08 2023-02-28 Samsung Display Co., Ltd. Stretchable display device with insulation layer disposed on stretchable substrate
US11800765B2 (en) * 2018-03-08 2023-10-24 Samsung Display Co., Ltd. Stretchable display device
US11862476B2 (en) * 2018-03-21 2024-01-02 Samsung Electronics Co., Ltd. Method of forming a semiconductor device including an active region with variable atomic concentration of oxide semiconductor material
US20210057417A1 (en) * 2018-03-21 2021-02-25 Samsung Electronics Co., Ltd. Semiconductor device including active region with variable atomic concentration of oxide semiconductor material and method of forming the same
US20210343876A1 (en) * 2018-08-01 2021-11-04 Idemitsu Kosan Co.,Ltd. Crystal structure compound, oxide sintered body, sputtering target, crystalline oxide thin film, amorphous oxide thin film, thin film transistor and electronic equipment
US11717912B2 (en) 2019-03-18 2023-08-08 Shinkawa Ltd. Capillary guide device and wire bonding apparatus
US11150753B2 (en) * 2019-06-20 2021-10-19 Samsung Display Co., Ltd. Display device including a touch detecting unit having an insulating pattern
US20220020780A1 (en) * 2019-06-26 2022-01-20 Boe Technology Group Co., Ltd. Thin film transistor and method of manufacturing the same, display substrate, and display device
US11996413B2 (en) * 2019-06-26 2024-05-28 Boe Technology Group Co., Ltd. Thin film transistor and method of manufacturing the same, display substrate, and display device
US11647654B2 (en) * 2020-02-24 2023-05-09 Industry-Academic Cooperation Foundation, Yonsei University Organic light emitting diode, and using stretchable light-emitting material and a manufacturing method of thereof
US20210265443A1 (en) * 2020-02-24 2021-08-26 Industry-Academic Cooperation Foundation, Yonsei University Organic light emitting diode, and using stretchable light-emitting material and a manufacturing method of thereof
US11874711B2 (en) * 2020-03-20 2024-01-16 Garmin Switzerland Gmbh Multi-cell photovoltaic for a portable electronic device
US20210294395A1 (en) * 2020-03-20 2021-09-23 Garmin Switzerland Gmbh Multi-cell photovoltaic for a portable electronic device
US20230223479A1 (en) * 2022-01-07 2023-07-13 Adrc. Co. Kr Thin film transistor and manufacturing method for the same

Also Published As

Publication number Publication date
TWI717476B (zh) 2021-02-01
WO2017149428A1 (en) 2017-09-08
TW201801330A (zh) 2018-01-01
JP2024009865A (ja) 2024-01-23
CN108780818B (zh) 2023-01-31
TW202125838A (zh) 2021-07-01
US11437524B2 (en) 2022-09-06
US11869981B2 (en) 2024-01-09
JP7008415B2 (ja) 2022-01-25
TWI778888B (zh) 2022-09-21
TW202213799A (zh) 2022-04-01
TWI754506B (zh) 2022-02-01
CN115954389A (zh) 2023-04-11
JP2018006731A (ja) 2018-01-11
US20220140152A1 (en) 2022-05-05
JP2022062025A (ja) 2022-04-19
KR20180124874A (ko) 2018-11-21
US20200185538A1 (en) 2020-06-11
CN108780818A (zh) 2018-11-09
JP7361811B2 (ja) 2023-10-16

Similar Documents

Publication Publication Date Title
US11869981B2 (en) Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US11557612B2 (en) Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US11862454B2 (en) Semiconductor device and display device including the same
US11682733B2 (en) Semiconductor device, manufacturing method of the semiconductor device, or display device including the semiconductor device
US12098458B2 (en) Metal oxide film, semiconductor device, and display device
WO2016009310A1 (en) Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
US20230335598A1 (en) Composite oxide semiconductor and method for manufacturing the same
US10263114B2 (en) Semiconductor device, method for manufacturing the same, or display device including the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAZAKI, SHUNPEI;KOEZUKA, JUNICHI;OKAZAKI, KENICHI;AND OTHERS;SIGNING DATES FROM 20170217 TO 20170220;REEL/FRAME:041398/0658

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION