TWI729301B - 功率半導體集成式封裝用陶瓷模組及其製備方法 - Google Patents
功率半導體集成式封裝用陶瓷模組及其製備方法 Download PDFInfo
- Publication number
- TWI729301B TWI729301B TW107123343A TW107123343A TWI729301B TW I729301 B TWI729301 B TW I729301B TW 107123343 A TW107123343 A TW 107123343A TW 107123343 A TW107123343 A TW 107123343A TW I729301 B TWI729301 B TW I729301B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- ceramic substrate
- heat dissipation
- electrode pad
- metal dam
- Prior art date
Links
- 239000000919 ceramic Substances 0.000 title claims abstract description 136
- 239000004065 semiconductor Substances 0.000 title claims abstract description 41
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title claims abstract description 16
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 13
- 239000000758 substrate Substances 0.000 claims abstract description 82
- 229910052751 metal Inorganic materials 0.000 claims description 68
- 239000002184 metal Substances 0.000 claims description 68
- 230000017525 heat dissipation Effects 0.000 claims description 52
- 238000009713 electroplating Methods 0.000 claims description 26
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 10
- 229910052802 copper Inorganic materials 0.000 claims description 9
- 239000010949 copper Substances 0.000 claims description 9
- 239000013078 crystal Substances 0.000 claims description 9
- 238000005516 engineering process Methods 0.000 claims description 9
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 8
- 229910052737 gold Inorganic materials 0.000 claims description 8
- 239000010931 gold Substances 0.000 claims description 8
- 229910052709 silver Inorganic materials 0.000 claims description 8
- 239000004332 silver Substances 0.000 claims description 8
- 239000011810 insulating material Substances 0.000 claims description 7
- 239000007787 solid Substances 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 6
- 238000011049 filling Methods 0.000 claims description 6
- 239000011248 coating agent Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 3
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 238000009413 insulation Methods 0.000 description 5
- SWPMTVXRLXPNDP-UHFFFAOYSA-N 4-hydroxy-2,6,6-trimethylcyclohexene-1-carbaldehyde Chemical compound CC1=C(C=O)C(C)(C)CC(O)C1 SWPMTVXRLXPNDP-UHFFFAOYSA-N 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/481—Insulating layers on insulating parts, with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
- H01L23/49844—Geometry or layout for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/642—Heat extraction or cooling elements characterized by the shape
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Geometry (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Led Device Packages (AREA)
Abstract
本發明公開一種功率半導體集成式封裝用陶瓷模組及其製備方法,所述陶瓷模組包括一個陶瓷基板和一個一體式金屬圍壩層,藉由在所述陶瓷基板上表面設置所述一體式金屬圍壩,與一個固晶區圍構成一個凹形腔室,可實現半導體晶片的氣密性封裝;藉由在所述陶瓷基板的下表面設置一個散熱層,可把半導體晶片產生的熱量快速向外部傳導;又本產品生產工藝簡單,產品一致性高。
Description
本發明涉及功率半導體封裝領域技術,尤其是指一種功率半導體集成式封裝用陶瓷模組及其製備方法。
在積體電路、電力電子應用中,用於光電轉換、功率變換的半導體功率器件已經廣泛應用於諸如大功率發光二極體、雷射器、電機控制、風力發電和UPS等各種領域。近年來,為應對電力電子系統對空間和重量的要求,功率半導體模組小型化已成為發展趨勢。
在功率半導體模組封裝過程中,為解決單一晶片功率小、集成度低和功能不夠完善的問題,需要把多個高集成度、高性能、高可靠性的晶片通過串並聯方式封裝在一個模組內,從而實現多晶片的集成式封裝。
多晶片集成式封裝會導致流經模組的電流密度增加,晶片功耗也會增加,故而需要提高模組的導熱性能。此外,隨著工作電壓的提高,也需要提高模組的絕緣性能,因此,需要選擇低電阻率的佈線導體材料,低介電常數、高導熱率的絕緣材料作為封裝載體,陶瓷模組剛好契合了這個發展要求。
在功率半導體封裝中,陶瓷模組(或稱陶瓷基座)是半導體晶片及其它微電子器件重要的承載基板,主要起形成密封腔室、機械支撐保護、電
互連(絕緣)、導熱散熱、輔助出光等作用。現階段應用於功率半導體封裝的陶瓷模組有HTCC/LTCC及DBC陶瓷基板等。
HTCC又稱為高溫共燒多層陶瓷,LTCC又稱為低溫共燒多層陶瓷,此技術均採用厚膜印刷技術完成線路製作,因此線路表面較為粗糙(Ra約為1~3um),對位不精準;而且多層陶瓷疊壓、高溫燒結等工藝使得陶瓷模組尺寸不精確,曲翹高;此外,該工藝採用的陶瓷材料配方複雜、導熱率低,且需要專用成型模具,製造週期長,成本高。DBC陶瓷基板又稱直接鍵合陶瓷基板,此技術採用高溫鍵合的方式將銅箔燒結在陶瓷上下表面,再依據線路設計,以蝕刻方式製備線路。該工藝使得DBC陶瓷基板無法在其表面獲得凹形密封腔室,故而無法實現真空氣密封裝,且無法製備垂直導通孔以實現上下線路的互連,因此多晶片的串並聯佈線比較困難。上述問題,已嚴重制約了這類陶瓷基板在功率半導體封裝中的應用。
有鑑於此,本發明針對現有技術存在之缺失,其第一目的是提供一種功率半導體集成式封裝用陶瓷模組,其能有效解決現有之陶瓷基板尺寸不精準、曲翹高、散熱差、無凹形密封腔室及不方便進行多晶片集成的問題。
於是,本發明一種功率半導體集成式封裝用陶瓷模組包含一個陶瓷基板、一個一體式金屬圍壩層、一個導電線路層、一個絕緣層、一個散熱層、一個正極焊盤、一個負極焊盤、多個固晶區,及一個垂直導通孔。
所述導電線路層、所述絕緣層和所述散熱層分別設置於所述陶瓷基板的下表面,所述絕緣層完全覆蓋住所述導電線路層,所述散熱層位於非所述導電線路層的區域上並與所述導電線路層間隔分開,所述散熱層的厚度不小於所述導電線路層及所述絕緣層的總厚度,所述正極焊盤、所述負極焊盤及所述等固晶區分別設置於所述陶瓷基板的上表面,每一固晶區上均具有一個連接
層和一個固晶層,所述連接層和所述固晶層彼此間隔分開,所述垂直導通孔設置於所述陶瓷基板,且電連接所述固晶區與所述導電線路層之間以及所述導電線路層與所述正極焊盤、所述負極焊盤之間,所述一體式金屬圍壩層設置於所述陶瓷基板的上表面上,所述一體式金屬圍壩層環繞於所述固晶區的周圍並與所述固晶區間隔分開,所述一體式金屬圍壩層的厚度大於所述固晶區的厚度,所述一體式金屬圍壩層部分區域加厚,獲得一台階面及一台階層,該台階層設置在該一體式金屬圍壩層的上方且覆蓋該一體式金屬圍壩層的部分區域,該一體式金屬圍壩層上方未被該台階層覆蓋的區域為該台階面。
進一步,所述陶瓷基板選自於氧化鋁陶瓷、氮化鋁陶瓷、氮化矽陶瓷或碳化矽陶瓷。
進一步,所述導電線路層和所述散熱層均為電鍍銅材質,所述散熱層的厚度大於所述導電線路層的厚度。
進一步,所述一體式金屬圍壩層為電鍍銅材質。
進一步,所述正極焊盤、所述負極焊盤分別位於所述陶瓷基板上表面周邊,且與所述一體式金屬圍壩層間隔分開。。
進一步,所述垂直導通孔採用外部金屬填充技術或者電鍍銅填充技術。
本發明之第二目的是提供一種功率半導體集成式封裝用陶瓷模組的製備方法,包含以下步驟:(A)取一陶瓷基板,在所述陶瓷基板上開一貫穿孔;(B)對所述陶瓷基板的上下表面進行金屬化;(C)對上下表面金屬化的所述陶瓷基板進行貼乾膜、曝光、顯影和電鍍,從而形成一個正極焊盤、一個負極焊盤、一個連接層、一個固晶層、一個一體式金屬圍壩底層、一個導電線路層、一個散熱底層,及一個垂直導通孔;(D)在所述陶瓷基板的上下表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩底層及所述散熱底層各自被
電鍍加厚,獲得一個一體式金屬圍壩層及一個散熱層;(E)對所述陶瓷基板進行退膜、蝕刻;及(F)在所述陶瓷基板的下表面塗上絕緣材質,形成一個絕緣層。
進一步,所述功率半導體集成式封裝用陶瓷模組的製備方法在步驟(F)之後還包含一步驟(G),在所述正極焊盤、所述負極焊盤、所述連接層、所述固晶層、所述一體式金屬圍壩層及所述散熱層的表面上鍍金或銀。
本發明之第三目的是提供一種功率半導體集成式封裝用陶瓷模組的製備方法,包含以下步驟:(A)取一陶瓷基板,在所述陶瓷基板上開一貫穿孔;(B)對所述陶瓷基板的上下表面進行金屬化;(C)對上下表面金屬化的所述陶瓷基板進行貼乾膜、曝光、顯影和電鍍,從而形成一個正極焊盤、一個負極焊盤、一個連接層、一個固晶層、一個一體式金屬圍壩底層、一個導電線路層、一個散熱底層,及一個垂直導通孔;(D)在所述陶瓷基板的上下表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩底層及所述散熱底層各自被電鍍加厚,獲得一個一體式金屬圍壩層及一個散熱層;(E)在所述陶瓷基板的上表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩層部分區域被電鍍加厚,獲得一個限位用台階面及一個台階層;(F)對所述陶瓷基板進行退膜、蝕刻;及(G)在所述陶瓷基板的下表面塗上絕緣材質,形成一個絕緣層。
進一步,所述功率半導體集成式封裝用陶瓷模組的製備方法在步驟(G)之後還包含一步驟(H),在所述正極焊盤、所述負極焊盤、所述連接層、所述固晶層、所述一體式金屬圍壩層及所述散熱層的表面上鍍金或銀。
根據上述技術特徵可達成以下功效:
1.藉由在所述陶瓷基板上表面設置所述一體式金屬圍壩,與所述固晶區圍構成一凹形腔室,可實現半導體晶片的氣密性封裝。
2.藉由在所述陶瓷基板的下表面設置所述散熱層,可把半導體晶片產生的熱量快速向外部傳導,提高散熱性能。
3.藉由設置所述導電線路層及所述垂直導通孔,可在所述陶瓷基板的下表面實現多晶片的串並聯連接。
(10):陶瓷基板
(20):一體式金屬圍壩層
(201):一體式金屬圍壩底層
(202):台階面
(203):台階層
(21):凹形腔室
(301):散熱底層
(31):導電線路層
(32):絕緣層
(33):散熱層
(34):正極焊盤
(35):負極焊盤
(36):垂直導通孔
(40):固晶區
(41):連接層
(42):固晶層
[第一圖]是一立體示意圖,說明本發明係本發明功率半導體集成式封裝用陶瓷模組的一實施例。
[第二圖]是一仰視圖,說明該實施例的底部結構。
[第三圖]是一局部剖視圖,說明該實施例的結構。
綜合上述技術特徵,本發明功率半導體集成式封裝用陶瓷模組及其製備方法的主要功效將可於下述實施例清楚呈現。
請參閱第一圖至第三圖,其顯示出了本發明功率半導體集成式封裝用陶瓷模組之實施例的具體結構,包含一個陶瓷基板10以及一個一體式金屬圍壩層20。
所述陶瓷基板10的下表面設置有一個導電線路層31、一個絕緣層32和一個散熱層33,所述絕緣層32完全覆蓋住所述導電線路層31,所述散熱層33位於非所述導電線路層31的區域上並與所述導電線路層31間隔分開,所述散熱層33的厚度不小於所述導電線路層31及所述絕緣層32的總厚度;在本實施例中,所述導電線路層31和散熱層33均為電鍍銅材質,所述散熱層33的厚度大於所述導電線路層31的厚度,所述絕緣層32為白色或者綠色油墨材質,所述絕緣層32的厚度小於所述散熱層33的厚度。
所述陶瓷基板10的上表面設置有一個正極焊盤34、一個負極焊盤35和多個固晶區40,每一固晶區40上均具有一個連接層41和一個固晶層42,所述連接層41和所述固晶層42彼此間隔分開;在本實施例中,所述正極焊盤34、
所述負極焊盤35分別位於所述陶瓷基板10上表面周邊,且與所述一體式金屬圍壩層20間隔分開,所述多個固晶區40呈陣列式排布。
所述陶瓷基板10設置有一個垂直導通孔36,所述垂直導通孔36電連接於所述固晶區40與所述導電線路層31之間以及所述導電線路層31與所述正極焊盤34、所述負極焊盤35之間,即所述連接層41和所述固晶層42透過對應的所述垂直導通孔36而分別與所述導電線路層31導通連接,所述正極焊盤34和所述負極焊盤35透過對應的所述垂直導通孔36而分別與所述導電線路層31導通連接,從而形成串並聯線路結構。在本實施例中,所述垂直導通孔36採用外部金屬填充技術或者電鍍銅填充技術,並且,所述陶瓷基板10選自於氧化鋁(Al2O3)陶瓷、氮化鋁(AlN)陶瓷、氮化矽(Si3N4)陶瓷、或碳化矽(SiC)陶瓷,其中,氧化鋁陶瓷價格便宜,氮化鋁陶瓷散熱效果好,氮化矽陶瓷強度高,碳化矽陶瓷價格適中,散熱效果良好,不以為限。
所述一體式金屬圍壩層20設置於所述陶瓷基板10的上表面上,所述一體式金屬圍壩層20環繞於所述的單個或者所述的多個固晶區40的周圍,並與所述固晶區40間隔分開,所述一體式金屬圍壩層20的厚度大於所述固晶區40的厚度。在本實施例中,所述一體式金屬圍壩層20為電鍍銅材質,以及所述一體式金屬圍壩層20上具有多個凹形腔室21,所述多個凹形腔室21亦呈陣列式排布,前述多個固晶區40分別位於對應的所述凹形腔室21中,並且所述凹形腔室21的周緣下沉形成一個台階面202。
本發明還公開了一種功率半導體集成式封裝用陶瓷模組的製備方法,包括有以下步驟:
(1)取一陶瓷基板10,在所述陶瓷基板10上開一貫穿孔。
(2)對所述陶瓷基板10的上下表面進行金屬化。
(3)對上下表面金屬化的所述陶瓷基板10進行貼乾膜、曝光、顯影和電鍍,從而形成一個正極焊盤34、一個負極焊盤35、一個連接層41、一個固晶層42、一個一體式金屬圍壩底層201,一個導電線路層31、一個散熱底層301、一個垂直導通孔36。
(4)在所述陶瓷基板10的上下表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩底層201及所述散熱底層301各自被電鍍加厚,獲得一個一體式金屬圍壩層20及一個散熱層33。
(5)對所述陶瓷模組進行退膜、蝕刻。
(6)在所述陶瓷基板10的下表面塗上絕緣材質,形成一個絕緣層32。
(7)在陶瓷模組之各金屬層的表面上鍍金或銀(圖中未示),即對所述正極焊盤34、所述負極焊盤35、所述連接層41、所述固晶層42、所述一體式金屬圍壩層20及所述散熱層33的表面進行鍍金或銀。
本發明還公開了另一種功率半導體集成式封裝用陶瓷模組的製備方法,包括有以下步驟:
(1)取一陶瓷基板10,在所述陶瓷基板10上開一貫穿孔。
(2)對所述陶瓷基板10的上下表面進行金屬化。
(3)對上下表面金屬化的所述陶瓷基板10進行貼乾膜、曝光、顯影和電鍍,從而形成一個正極焊盤34、一個負極焊盤35、一個連接層41、一個固晶層42、一個一體式金屬圍壩底層201,一個導電線路層31、一個散熱底層301、一個垂直導通孔36。
(4)在所述陶瓷基板10的上下表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩底層201及所述散熱底層301各自被電鍍加厚,獲得一個一體式金屬圍壩層20及一個散熱層33。
(5)在所述陶瓷基板10的上表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩層20部分區域被電鍍加厚,獲得限位用的一個台階面202及一個台階層203,其中,該台階層203設置在所述一體式金屬圍壩層20的上方且覆蓋所述一體式金屬圍壩層20的部分區域,所述一體式金屬圍壩層20上方未被該台階層203覆蓋的區域為該台階面202。
(6)對所述陶瓷模組進行退膜、蝕刻。
(7)在所述陶瓷基板10的下表面塗上絕緣材質,形成一個絕緣層32。
(8)在陶瓷模組之各金屬層的表面上鍍金或銀(圖中未示),即對所述正極焊盤34、所述負極焊盤35、所述連接層41、所述固晶層42、所述一體式金屬圍壩層20及所述散熱層33的表面進行鍍金或銀。
綜上所述,藉由在所述陶瓷基板10上表面設置所述一體式金屬圍壩20,與固晶區40圍構成所述凹形腔室21,可實現半導體晶片的氣密性封裝;藉由在所述陶瓷基板10的下表面設置所述散熱層33,可把半導體晶片產生的熱量快速向外部傳導,提高散熱性能;藉由設置所述導電線路層31及所述垂直導通孔36,可在所述陶瓷基板10的下表面實現多晶片的串並聯連接。本發明可以實現功率半導體的多晶片集成式封裝,具有熱電分離良好、氣密性高、熱阻低、結構緊湊等優點,且生產工藝簡單,產品一致性高。
綜合上述實施例之說明,當可充分瞭解本發明之操作、使用及本發明產生之功效,惟以上所述實施例僅係為本發明之較佳實施例,當不能以此限定本發明實施之範圍,即依本發明申請專利範圍及發明說明內容所作簡單的等效變化與修飾,皆屬本發明涵蓋之範圍內。
(10):陶瓷基板
(20):一體式金屬圍壩層
(201):一體式金屬圍壩底層
(202):台階面
(203):台階層
(21):凹形腔室
(301):散熱底層
(31):導電線路層
(32):絕緣層
(33):散熱層
(34):正極焊盤
(36):垂直導通孔
(40):固晶區
(41):連接層
(42):固晶層
Claims (10)
- 一種功率半導體集成式封裝用陶瓷模組,包含一個陶瓷基板、一個一體式金屬圍壩層、一個導電線路層、一個絕緣層、一個散熱層、一個正極焊盤、一個負極焊盤、多個固晶區,及一個垂直導通孔,所述導電線路層、所述絕緣層和所述散熱層分別設置於所述陶瓷基板的下表面,所述絕緣層完全覆蓋住所述導電線路層,所述散熱層位於非所述導電線路層的區域上並與所述導電線路層間隔分開,所述散熱層的厚度不小於所述導電線路層及所述絕緣層的總厚度,所述正極焊盤、所述負極焊盤及所述固晶區分別設置於所述陶瓷基板的上表面,每一固晶區上均具有一個連接層和一個固晶層,所述連接層和所述固晶層彼此間隔分開,所述垂直導通孔設置於所述陶瓷基板,且電連接所述固晶區與所述導電線路層之間以及所述導電線路層與所述正極焊盤、所述負極焊盤之間,所述一體式金屬圍壩層設置於所述陶瓷基板的上表面上,所述一體式金屬圍壩層環繞於所述固晶區的周圍並與所述固晶區間隔分開,所述一體式金屬圍壩層的厚度大於所述固晶區的厚度,所述一體式金屬圍壩層部分區域加厚,獲得一台階面及一台階層,該台階層設置在該一體式金屬圍壩層的上方且覆蓋該一體式金屬圍壩層的部分區域,該一體式金屬圍壩層上方未被該台階層覆蓋的區域為該台階面。
- 如請求項1所述之功率半導體集成式封裝用陶瓷模組,其中,所述陶瓷基板選自於氧化鋁陶瓷、氮化鋁陶瓷、氮化矽陶瓷、或碳化矽陶瓷。
- 如請求項1所述之功率半導體集成式封裝用陶瓷模組,其中,所述導電線路層和所述散熱層均為電鍍銅材質,所述散熱層的厚度大於所述導電線路層的厚度。
- 如請求項1所述之功率半導體集成式封裝用陶瓷模組,其中,所述一體式金屬圍壩層為電鍍銅材質。
- 如請求項1所述之功率半導體集成式封裝用陶瓷模組,其中,所述正極焊盤、所述負極焊盤分別位於所述陶瓷基板上表面周邊,且與所述一體式金屬圍壩層間隔分開。
- 如請求項1所述之功率半導體集成式封裝用陶瓷模組,其中,所述垂直導通孔採用外部金屬填充技術或者電鍍銅填充技術。
- 一種如請求項1所述的一種功率半導體集成式封裝用陶瓷模組的製備方法,包含以下步驟:(A)取一陶瓷基板,在所述陶瓷基板上開一貫穿孔;(B)對所述陶瓷基板的上下表面進行金屬化;(C)對上下表面金屬化的所述陶瓷基板進行貼乾膜、曝光、顯影和電鍍,從而形成一個正極焊盤、一個負極焊盤、一個連接層、一個固晶層、一個一體式金屬圍壩底層、一個導電線路層、一個散熱底層,及一個垂直導通孔;(D)在所述陶瓷基板的上下表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩底層及所述散熱底層各自被電鍍加厚,獲得一個一體式金屬圍壩層及一個散熱層;(E)對所述陶瓷基板進行退膜、蝕刻;及(F)在所述陶瓷基板的下表面塗上絕緣材質,形成一個絕緣層。
- 如請求項7所述之功率半導體集成式封裝用陶瓷模組的製備方法,在步驟(F)之後還包含一步驟(G),在所述正極焊盤、所述負極焊盤、所述連接層、所述固晶層、所述一體式金屬圍壩層及所述散熱層的表面上鍍金或銀。
- 一種如請求項1所述的一種功率半導體集成式封裝用陶瓷模組的製備方法,包含以下步驟:(A)取一陶瓷基板,在所述陶瓷基板上開一貫穿孔;(B)對所述陶瓷基板的上下表面進行金屬化;(C)對上下表面金屬化的所述陶瓷基板進行貼乾膜、曝光、顯影和電鍍,從而形成一個正極焊盤、一個負極焊盤、一個連接層、一個固晶層、一個一體式金屬圍壩底層、一個導電線路層、一個散熱底層,及一個垂直導通孔;(D)在所述陶瓷基板的上下表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩底層及所述散熱底層各自被電鍍加厚,獲得一個一體式金屬圍壩層及一個散熱層;(E)在所述陶瓷基板的上表面再次進行貼乾膜、曝光、顯影和電鍍,使所述一體式金屬圍壩層部分區域被電鍍加厚,獲得一個限位用台階面及一個台階層;(F)對所述陶瓷基板進行退膜、蝕刻;及(G)在所述陶瓷基板的下表面塗上絕緣材質,形成一個絕緣層。
- 如請求項9所述之功率半導體集成式封裝用陶瓷模組的製備方法,在步驟(G)之後還包含一步驟(H),在所述正極焊盤、所述負極焊盤、所述連接層、所述固晶層、所述一體式金屬圍壩層及所述散熱層的表面上鍍金或銀。
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
??CN201710571008.7 | 2017-07-13 | ||
CNCN201710571008.7 | 2017-07-13 | ||
CN201710571008.7A CN107369741A (zh) | 2017-07-13 | 2017-07-13 | 带一体式金属围坝的led支架模组及其制备方法 |
??CN201711176148.0 | 2017-11-22 | ||
CNCN201711176148.0 | 2017-11-22 | ||
CN201711176148.0A CN108109986B (zh) | 2017-07-13 | 2017-11-22 | 一种功率半导体集成式封装用陶瓷模块及其制备方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201909346A TW201909346A (zh) | 2019-03-01 |
TWI729301B true TWI729301B (zh) | 2021-06-01 |
Family
ID=60306882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107123343A TWI729301B (zh) | 2017-07-13 | 2018-07-05 | 功率半導體集成式封裝用陶瓷模組及其製備方法 |
Country Status (9)
Country | Link |
---|---|
US (2) | US10461016B2 (zh) |
JP (1) | JP6549763B2 (zh) |
KR (1) | KR102107901B1 (zh) |
CN (2) | CN107369741A (zh) |
DE (1) | DE102018116847B4 (zh) |
FR (1) | FR3069101B1 (zh) |
GB (1) | GB2565227B (zh) |
TW (1) | TWI729301B (zh) |
WO (1) | WO2019011198A1 (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019504179A (ja) * | 2016-12-07 | 2019-02-14 | 東莞市國瓷新材料科技有限公司 | 銅メッキボックスダムを有するセラミック封入基板の調製方法 |
CN107369741A (zh) * | 2017-07-13 | 2017-11-21 | 东莞市凯昶德电子科技股份有限公司 | 带一体式金属围坝的led支架模组及其制备方法 |
CN108613092A (zh) * | 2018-06-04 | 2018-10-02 | 宁波升谱光电股份有限公司 | 一种照明光源 |
JP2021504975A (ja) * | 2018-07-13 | 2021-02-15 | 深▲せん▼市藍譜里克科技有限公司 | 高出力ledチップの支持枠体付き裏面電極集積パッケージモジュール |
CN109411586A (zh) * | 2018-10-09 | 2019-03-01 | 中山市瑞宝电子科技有限公司 | 一种通过电镀选镀不同材质的表面处理方法 |
CN109461720A (zh) * | 2018-12-12 | 2019-03-12 | 湖北方晶电子科技有限责任公司 | 一种功率半导体贴片封装结构 |
CN110098170B (zh) * | 2019-04-12 | 2020-01-14 | 潮州三环(集团)股份有限公司 | 一种提高电解镀均一性的陶瓷封装基板组合板 |
CN110034089A (zh) * | 2019-04-17 | 2019-07-19 | 武汉利之达科技股份有限公司 | 一种低应力三维陶瓷基板及其制备方法 |
US11158566B2 (en) * | 2019-05-24 | 2021-10-26 | Google Llc | Integrated circuit with a ring-shaped hot spot area and multidirectional cooling |
US20220278021A1 (en) * | 2019-07-31 | 2022-09-01 | Tripent Power Llc | Aluminum nitride multilayer power module interposer and method |
CN110429009B (zh) * | 2019-08-30 | 2024-03-29 | 桂林航天电子有限公司 | 一种错层结构的2类固体继电器 |
CN110923797A (zh) * | 2019-11-08 | 2020-03-27 | 东莞市国瓷新材料科技有限公司 | 利用电解清洗、清洁改善dpc电镀填孔均匀性的工艺 |
CN111969096A (zh) * | 2020-08-31 | 2020-11-20 | 福建天电光电有限公司 | 芯片封装结构 |
CN112687637B (zh) * | 2020-12-24 | 2022-08-16 | 中国电子科技集团公司第十三研究所 | 一种立式金属陶瓷封装外壳、器件及制备方法 |
CN112864024A (zh) * | 2021-01-08 | 2021-05-28 | 池州昀冢电子科技有限公司 | 陶瓷线路板及其制作方法 |
CN112968110B (zh) * | 2021-02-03 | 2022-02-11 | 华引芯(武汉)科技有限公司 | 一种全无机封装大功率led器件及其制作方法 |
CN113571506B (zh) * | 2021-09-24 | 2021-11-30 | 至芯半导体(杭州)有限公司 | 一种紫外发光二极管封装模组结构 |
CN114400223B (zh) * | 2022-01-13 | 2024-07-12 | 西安交通大学 | 一种高集成的单陶瓷基板双面散热封装结构 |
CN116456609B (zh) * | 2023-03-29 | 2024-03-26 | 南通威斯派尔半导体技术有限公司 | 预填充陶瓷覆铜陶瓷绝缘体线路板、功率器件及制备方法 |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6013357A (en) * | 1996-08-27 | 2000-01-11 | Dowa Mining Co., Ltd. | Power module circuit board and a process for the manufacture thereof |
US6483185B1 (en) * | 1998-09-22 | 2002-11-19 | Mitsubishi Materials Corporation | Power module substrate, method of producing the same, and semiconductor device including the substrate |
US20030194835A1 (en) * | 2002-04-10 | 2003-10-16 | Kim Joon Il | Method for fabricating ceramic chip packages |
US7994635B2 (en) * | 2007-05-18 | 2011-08-09 | Sansha Electric Manufacturing Co., Ltd. | Power semiconductor module |
US20140160688A1 (en) * | 2012-12-06 | 2014-06-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Package with Interposers |
US20150124455A1 (en) * | 2012-05-11 | 2015-05-07 | Citizen Holdings Co., Ltd. | Led module |
US20160190034A1 (en) * | 2014-03-31 | 2016-06-30 | Fuji Electric Co., Ltd. | Power conversion device |
US9414512B2 (en) * | 2009-10-22 | 2016-08-09 | Mitsubishi Materials Corporation | Substrate for power module, substrate with heat sink for power module, power module, method for producing substrate for power module, and method for producing substrate with heat sink for power module |
US9615442B2 (en) * | 2012-08-31 | 2017-04-04 | Mitsubishi Materials Corporation | Power module substrate and power module |
JP2017147470A (ja) * | 2009-09-15 | 2017-08-24 | 東芝マテリアル株式会社 | パワーモジュール用セラミックス回路基板の製造方法 |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH033264A (ja) * | 1989-05-30 | 1991-01-09 | Mitsubishi Electric Corp | 半導体装置 |
US5463250A (en) * | 1994-04-29 | 1995-10-31 | Westinghouse Electric Corp. | Semiconductor component package |
KR100439402B1 (ko) * | 2001-12-24 | 2004-07-09 | 삼성전기주식회사 | 발광다이오드 패키지 |
US6534859B1 (en) * | 2002-04-05 | 2003-03-18 | St. Assembly Test Services Ltd. | Semiconductor package having heat sink attached to pre-molded cavities and method for creating the package |
JP2004259958A (ja) * | 2003-02-26 | 2004-09-16 | Kyocera Corp | 発光素子収納用パッケージおよび発光装置 |
TWI245430B (en) * | 2004-02-04 | 2005-12-11 | Siliconware Precision Industries Co Ltd | Fabrication method of semiconductor package with photosensitive chip |
JP2007027279A (ja) * | 2005-07-13 | 2007-02-01 | Shinko Electric Ind Co Ltd | 半導体装置および半導体装置の製造方法 |
JP2007201354A (ja) * | 2006-01-30 | 2007-08-09 | Matsushita Electric Ind Co Ltd | 発光モジュール |
US7808013B2 (en) * | 2006-10-31 | 2010-10-05 | Cree, Inc. | Integrated heat spreaders for light emitting devices (LEDs) and related assemblies |
JP2007142476A (ja) * | 2007-02-27 | 2007-06-07 | Kyocera Corp | 発光装置 |
CN201307606Y (zh) * | 2008-12-10 | 2009-09-09 | 潮州三环(集团)股份有限公司 | 一种新型陶瓷封装基座 |
JP5346272B2 (ja) * | 2009-12-01 | 2013-11-20 | 三ツ星ベルト株式会社 | 素子搭載基板及び発光装置 |
CN107425103B (zh) * | 2011-08-22 | 2019-12-27 | Lg伊诺特有限公司 | 发光器件封装件和光装置 |
KR20140047750A (ko) * | 2012-10-09 | 2014-04-23 | 엘지이노텍 주식회사 | 발광 장치 |
US9502429B2 (en) * | 2014-11-26 | 2016-11-22 | Sandisk Technologies Llc | Set of stepped surfaces formation for a multilevel interconnect structure |
CN204289432U (zh) * | 2014-12-15 | 2015-04-22 | 贵州振华风光半导体有限公司 | 无引线平面表贴式微波薄膜混合集成电路 |
CN104465956A (zh) * | 2014-12-31 | 2015-03-25 | 深圳市晶台股份有限公司 | 一种一体化led的封装结构 |
EP3203509B1 (en) * | 2016-02-04 | 2021-01-20 | Services Pétroliers Schlumberger | Double-sided hermetic multichip module |
CN106783755B (zh) * | 2016-11-11 | 2019-12-13 | 东莞市国瓷新材料科技有限公司 | 一种带镀铜围坝的陶瓷封装基板制备方法 |
CN106531703A (zh) * | 2016-12-20 | 2017-03-22 | 广州硅能照明有限公司 | 高性能倒装cob封装结构及其制作方法 |
CN107369741A (zh) * | 2017-07-13 | 2017-11-21 | 东莞市凯昶德电子科技股份有限公司 | 带一体式金属围坝的led支架模组及其制备方法 |
CN208240668U (zh) * | 2017-11-22 | 2018-12-14 | 东莞市国瓷新材料科技有限公司 | 一种功率半导体集成式封装用陶瓷模块 |
-
2017
- 2017-07-13 CN CN201710571008.7A patent/CN107369741A/zh not_active Withdrawn
- 2017-11-22 CN CN201711176148.0A patent/CN108109986B/zh active Active
-
2018
- 2018-07-05 TW TW107123343A patent/TWI729301B/zh active
- 2018-07-06 GB GB1811180.7A patent/GB2565227B/en active Active
- 2018-07-09 US US16/029,649 patent/US10461016B2/en active Active
- 2018-07-09 WO PCT/CN2018/094940 patent/WO2019011198A1/zh active Application Filing
- 2018-07-11 DE DE102018116847.0A patent/DE102018116847B4/de active Active
- 2018-07-12 FR FR1870829A patent/FR3069101B1/fr active Active
- 2018-07-12 KR KR1020180081120A patent/KR102107901B1/ko active IP Right Grant
- 2018-07-13 JP JP2018132801A patent/JP6549763B2/ja active Active
- 2018-12-04 US US16/208,572 patent/US11011450B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6013357A (en) * | 1996-08-27 | 2000-01-11 | Dowa Mining Co., Ltd. | Power module circuit board and a process for the manufacture thereof |
US6483185B1 (en) * | 1998-09-22 | 2002-11-19 | Mitsubishi Materials Corporation | Power module substrate, method of producing the same, and semiconductor device including the substrate |
US20030194835A1 (en) * | 2002-04-10 | 2003-10-16 | Kim Joon Il | Method for fabricating ceramic chip packages |
US7994635B2 (en) * | 2007-05-18 | 2011-08-09 | Sansha Electric Manufacturing Co., Ltd. | Power semiconductor module |
JP2017147470A (ja) * | 2009-09-15 | 2017-08-24 | 東芝マテリアル株式会社 | パワーモジュール用セラミックス回路基板の製造方法 |
US9414512B2 (en) * | 2009-10-22 | 2016-08-09 | Mitsubishi Materials Corporation | Substrate for power module, substrate with heat sink for power module, power module, method for producing substrate for power module, and method for producing substrate with heat sink for power module |
US20150124455A1 (en) * | 2012-05-11 | 2015-05-07 | Citizen Holdings Co., Ltd. | Led module |
US9615442B2 (en) * | 2012-08-31 | 2017-04-04 | Mitsubishi Materials Corporation | Power module substrate and power module |
US20140160688A1 (en) * | 2012-12-06 | 2014-06-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Package with Interposers |
US20160190034A1 (en) * | 2014-03-31 | 2016-06-30 | Fuji Electric Co., Ltd. | Power conversion device |
Also Published As
Publication number | Publication date |
---|---|
KR20190008132A (ko) | 2019-01-23 |
JP6549763B2 (ja) | 2019-07-24 |
GB2565227B (en) | 2020-07-15 |
FR3069101A1 (fr) | 2019-01-18 |
WO2019011198A1 (zh) | 2019-01-17 |
JP2019021921A (ja) | 2019-02-07 |
US10461016B2 (en) | 2019-10-29 |
US20190103336A1 (en) | 2019-04-04 |
DE102018116847B4 (de) | 2021-07-01 |
GB201811180D0 (en) | 2018-08-29 |
US11011450B2 (en) | 2021-05-18 |
CN108109986B (zh) | 2024-04-23 |
KR102107901B1 (ko) | 2020-05-07 |
US20190019740A1 (en) | 2019-01-17 |
DE102018116847A1 (de) | 2019-01-17 |
GB2565227A (en) | 2019-02-06 |
CN107369741A (zh) | 2017-11-21 |
CN108109986A (zh) | 2018-06-01 |
TW201909346A (zh) | 2019-03-01 |
FR3069101B1 (fr) | 2022-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI729301B (zh) | 功率半導體集成式封裝用陶瓷模組及其製備方法 | |
JP3895880B2 (ja) | サーマルビアを備えたキャビティダウンicパッケージ構造 | |
JP7162966B2 (ja) | 電子部品 | |
US8304292B1 (en) | Method of making a semiconductor chip assembly with a ceramic/metal substrate | |
TW201631722A (zh) | 功率轉換電路的封裝模組及其製造方法 | |
CN107275319B (zh) | 一种led芯片平板热管集成封装结构及其制备方法 | |
US20160133533A1 (en) | Substrate structures and methods of manufacture | |
JPH08500469A (ja) | 多重チップ・モジュールを組み込んだ金属電子パッケージ | |
CN107123601B (zh) | 一种高散热器件封装结构和板级制造方法 | |
CN208240668U (zh) | 一种功率半导体集成式封装用陶瓷模块 | |
TWI480985B (zh) | 一種半導體氣密封裝結構及其製造方法 | |
CN104600037A (zh) | 多管芯大功率二极管外壳及其制作方法、芯片封装方法 | |
WO2023142487A1 (zh) | 封装模组及其制备方法、电子设备 | |
CN103094126B (zh) | 陶瓷元器件细微立体导电线路的制备方法 | |
WO2020159031A1 (ko) | 전력 반도체 모듈 패키지 및 이의 제조방법 | |
CN115662988A (zh) | 一种高功率集成微电路模块的封装外壳及其封装方法 | |
WO2018137280A1 (zh) | 芯片封装器件及封装方法 | |
CN106876350B (zh) | 功率模块及其制造方法 | |
JP2001144203A (ja) | キャビティダウン型bgaパッケージ | |
TWI820690B (zh) | 功率模組及其製造方法 | |
CN213242534U (zh) | 用于功率器件散热封装的AlSiC散热绝缘一体化基板 | |
US20230122242A1 (en) | Thermal Isolation Between Embedded MECA Modules | |
TWM586454U (zh) | 一種具有高散熱效能配線基板封裝之半導體模組 | |
KR20180005389A (ko) | 후막인쇄기법을 이용한 절연기판 | |
CN117594540A (zh) | 一种高功率密度集成电路模块封装方法及其封装结构 |