TWI341005B - Semiconductor die and package structure - Google Patents

Semiconductor die and package structure

Info

Publication number
TWI341005B
TWI341005B TW096128172A TW96128172A TWI341005B TW I341005 B TWI341005 B TW I341005B TW 096128172 A TW096128172 A TW 096128172A TW 96128172 A TW96128172 A TW 96128172A TW I341005 B TWI341005 B TW I341005B
Authority
TW
Taiwan
Prior art keywords
semiconductor die
package structure
package
die
semiconductor
Prior art date
Application number
TW096128172A
Other languages
English (en)
Other versions
TW200839915A (en
Inventor
Wen Liang Luo
Yung Liang Kuo
Ming Cheng Hsu
Original Assignee
Taiwan Semiconductor Mfg Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg Co Ltd filed Critical Taiwan Semiconductor Mfg Co Ltd
Publication of TW200839915A publication Critical patent/TW200839915A/zh
Application granted granted Critical
Publication of TWI341005B publication Critical patent/TWI341005B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06596—Structural arrangements for testing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
TW096128172A 2007-03-19 2007-08-01 Semiconductor die and package structure TWI341005B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/725,403 US7598523B2 (en) 2007-03-19 2007-03-19 Test structures for stacking dies having through-silicon vias

Publications (2)

Publication Number Publication Date
TW200839915A TW200839915A (en) 2008-10-01
TWI341005B true TWI341005B (en) 2011-04-21

Family

ID=39938942

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096128172A TWI341005B (en) 2007-03-19 2007-08-01 Semiconductor die and package structure

Country Status (3)

Country Link
US (1) US7598523B2 (zh)
CN (1) CN100562993C (zh)
TW (1) TWI341005B (zh)

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7973310B2 (en) * 2008-07-11 2011-07-05 Chipmos Technologies Inc. Semiconductor package structure and method for manufacturing the same
US20100122456A1 (en) * 2008-11-17 2010-05-20 Chen-Hua Yu Integrated Alignment and Bonding System
US8158456B2 (en) * 2008-12-05 2012-04-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming stacked dies
TWI514493B (zh) 2009-01-17 2015-12-21 Disco Corp 測試半導體晶圓之方法及裝置
US9406561B2 (en) * 2009-04-20 2016-08-02 International Business Machines Corporation Three dimensional integrated circuit integration using dielectric bonding first and through via formation last
KR101143398B1 (ko) * 2009-07-30 2012-05-22 에스케이하이닉스 주식회사 반도체 집적회로
KR101053531B1 (ko) * 2009-09-30 2011-08-03 주식회사 하이닉스반도체 반도체 장치 및 이의 캘리브레이션 방법
US20110080184A1 (en) * 2009-10-01 2011-04-07 National Tsing Hua University Method for testing through-silicon-via and the circuit thereof
US8531199B2 (en) * 2009-10-01 2013-09-10 National Tsing Hua University Method for testing through-silicon-via and the circuit thereof
KR101094916B1 (ko) * 2009-10-29 2011-12-15 주식회사 하이닉스반도체 반도체 장치의 테스트 회로 및 방법
KR101038996B1 (ko) * 2009-11-30 2011-06-03 주식회사 하이닉스반도체 리페어 회로 및 이를 포함하는 반도체 장치
TWI421500B (zh) * 2009-12-18 2014-01-01 Univ Southern Taiwan Tech A method of making microprobe components and microprobes using a three-dimensional silicon perforation technique (TSV)
KR101153796B1 (ko) * 2009-12-24 2012-06-14 에스케이하이닉스 주식회사 반도체 장치의 리페어 회로
KR101103064B1 (ko) * 2010-01-29 2012-01-06 주식회사 하이닉스반도체 반도체 장치
US8237460B1 (en) * 2010-02-18 2012-08-07 Amkor Technology, Inc. Pogo pin inserting device for testing semiconductor devices and method therefor
KR20110097095A (ko) * 2010-02-24 2011-08-31 주식회사 하이닉스반도체 반도체 메모리의 리던던시 데이터 저장 회로, 리던던시 데이터 제어 방법 및 리페어 판단 회로
US10181454B2 (en) * 2010-03-03 2019-01-15 Ati Technologies Ulc Dummy TSV to improve process uniformity and heat dissipation
TWI453890B (zh) * 2010-03-04 2014-09-21 Univ Southern Taiwan 利用三維矽穿孔技術（tsv）製作二維發光二極體顯示陣列之方法及其顯示陣列
TW201134317A (en) * 2010-03-29 2011-10-01 Hon Hai Prec Ind Co Ltd Pins assignment for circuit board
KR101143443B1 (ko) * 2010-03-29 2012-05-23 에스케이하이닉스 주식회사 반도체 장치 및 그 리페어 방법
KR101033491B1 (ko) 2010-03-31 2011-05-09 주식회사 하이닉스반도체 반도체 장치
CN101814453B (zh) * 2010-04-08 2012-03-21 复旦大学 一种用于硅通孔互连中的硅片对准方法
KR101124331B1 (ko) 2010-04-30 2012-03-19 주식회사 하이닉스반도체 반도체 장치
US8933345B1 (en) * 2010-05-13 2015-01-13 Xilinx, Inc. Method and apparatus for monitoring through-silicon vias
JP5399982B2 (ja) * 2010-06-17 2014-01-29 浜松ホトニクス株式会社 半導体集積回路装置の検査方法及び半導体集積回路装置
JP5349410B2 (ja) * 2010-06-17 2013-11-20 浜松ホトニクス株式会社 半導体集積回路装置の検査方法及び半導体集積回路装置
US8896336B2 (en) 2010-07-06 2014-11-25 Formfactor, Inc. Testing techniques for through-device vias
JP2012023238A (ja) * 2010-07-15 2012-02-02 Renesas Electronics Corp 半導体装置、半導体装置の製造方法、及び半導体装置の設計方法
TWI401780B (zh) * 2010-07-20 2013-07-11 Ind Tech Res Inst 可測試直通矽晶穿孔的結構及方法
US8674510B2 (en) * 2010-07-29 2014-03-18 Taiwan Semiconductor Manufacturing Company, Ltd. Three-dimensional integrated circuit structure having improved power and thermal management
US8343781B2 (en) * 2010-09-21 2013-01-01 International Business Machines Corporation Electrical mask inspection
US8421073B2 (en) 2010-10-26 2013-04-16 Taiwan Semiconductor Manufacturing Company, Ltd. Test structures for through silicon vias (TSVs) of three dimensional integrated circuit (3DIC)
TWI405303B (zh) 2010-11-26 2013-08-11 Ind Tech Res Inst 機械強度測試設備、半導體裝置的製造方法與測試方法
KR20120068216A (ko) * 2010-12-17 2012-06-27 에스케이하이닉스 주식회사 반도체 집적회로
US8664540B2 (en) 2011-05-27 2014-03-04 Taiwan Semiconductor Manufacturing Company, Ltd. Interposer testing using dummy connections
KR20130022829A (ko) * 2011-08-26 2013-03-07 삼성전자주식회사 칩 적층 반도체 소자의 검사 방법 및 이를 이용한 칩 적층 반도체 소자의 제조 방법
US9093445B2 (en) 2011-08-26 2015-07-28 International Business Machines Corporation Packaging identical chips in a stacked structure
TWI443803B (zh) * 2011-09-09 2014-07-01 Univ Nat Chiao Tung 三維積體電路
US9040986B2 (en) * 2012-01-23 2015-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit having a resistance measurement structure and method of use
JP5533935B2 (ja) * 2012-05-10 2014-06-25 トヨタ自動車株式会社 ソフトウェア配信システム、ソフトウェア配信方法
TWI540710B (zh) * 2012-06-22 2016-07-01 Sony Corp A semiconductor device, a method for manufacturing a semiconductor device, and an electronic device
US8563403B1 (en) 2012-06-27 2013-10-22 International Business Machines Corporation Three dimensional integrated circuit integration using alignment via/dielectric bonding first and through via formation last
CN103545294B (zh) * 2012-07-12 2016-01-06 中芯国际集成电路制造(上海)有限公司 半导体检测结构及检测方法
CN104779238B (zh) * 2014-01-10 2018-08-21 中芯国际集成电路制造(上海)有限公司 一种晶圆接合质量的检测结构及检测方法
US9305901B2 (en) * 2014-07-17 2016-04-05 Seagate Technology Llc Non-circular die package interconnect
CN112164688B (zh) * 2017-07-21 2023-06-13 联华电子股份有限公司 芯片堆叠结构及管芯堆叠结构的制造方法
KR102459089B1 (ko) * 2017-12-21 2022-10-27 삼성전자주식회사 반도체 패키징 장비 및 이를 이용한 반도체 소자의 제조방법
KR20200047930A (ko) 2018-10-26 2020-05-08 삼성전자주식회사 테스트 패드를 포함하는 반도체 패키지
KR102593085B1 (ko) 2018-11-21 2023-10-24 삼성전자주식회사 반도체 장치, 반도체 패키지 및 이의 제조 방법
US11322460B2 (en) 2019-01-22 2022-05-03 X-Celeprint Limited Secure integrated-circuit systems
US11251139B2 (en) * 2019-01-22 2022-02-15 X-Celeprint Limited Secure integrated-circuit systems
KR102626314B1 (ko) 2019-01-28 2024-01-17 삼성전자주식회사 접합 패드를 갖는 반도체 소자
US11031308B2 (en) * 2019-05-30 2021-06-08 Sandisk Technologies Llc Connectivity detection for wafer-to-wafer alignment and bonding
CN115485833A (zh) * 2020-11-23 2022-12-16 北京时代全芯存储技术股份有限公司 测试结构以及测试方法
CN115425008A (zh) * 2021-06-01 2022-12-02 长鑫存储技术有限公司 半导体结构

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002176137A (ja) * 2000-09-28 2002-06-21 Toshiba Corp 積層型半導体デバイス
DE102006003377B3 (de) * 2006-01-24 2007-05-10 Infineon Technologies Ag Halbleiterbaustein mit einem integrierten Halbleiterchip und einem Chipgehäuse und elektronisches Bauteil
US7427803B2 (en) * 2006-09-22 2008-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Electromagnetic shielding using through-silicon vias

Also Published As

Publication number Publication date
TW200839915A (en) 2008-10-01
CN101271873A (zh) 2008-09-24
CN100562993C (zh) 2009-11-25
US7598523B2 (en) 2009-10-06
US20080272372A1 (en) 2008-11-06

Similar Documents

Publication Publication Date Title
TWI341005B (en) Semiconductor die and package structure
TWI373079B (en) Through silicon via dies and packages
TWI366910B (en) Semiconductor package
IL237451A0 (en) Semiconductor nanoparticles
EP2237327A4 (en) SEMICONDUCTOR DEVICE HOUSING
EP2179445A4 (en) SEMICONDUCTOR HOUSING AND CAMERA MODULE
TWI372450B (en) Semiconductor package
EP1989739A4 (en) MULTI-CHIP INTEGRATED CIRCUIT BOX
EP2286451A4 (en) SHEET-BASED SEMICONDUCTOR HOUSING
EP2120261A4 (en) SEMICONDUCTOR PACKAGE
EP2164098A4 (en) SEMICONDUCTOR PACK AND MANUFACTURING METHOD THEREFOR
TWI369765B (en) Package and semiconductor device
TWI370532B (en) Chip package structure and method for fabricating the same
EP2232549A4 (en) 3-D SEMICONDUCTOR INFORMATION STRUCTURE WITH CONTAINER CHARACTERISTICS AND METHOD
HK1167740A1 (zh) 半導體封裝件以及該半導體封裝件的安裝構造
TWI348753B (en) Semiconductor package and the method for fabricating thereof
TWI340470B (en) Semiconductor structure
EP2267770A4 (en) SEMICONDUCTOR SEALING AND METHOD FOR THE PRODUCTION THEREOF
EP2126963A4 (en) SEMICONDUCTOR HETEROSTRUCTURES AND MANUFACTURE THEREOF
EP2061079A4 (en) SEMICONDUCTOR PACK AND SEMICONDUCTOR PACKAGE ASSEMBLY
EP2172970A4 (en) SEMICONDUCTOR HOUSING AND METHOD FOR MANUFACTURING THE SAME
TWI339881B (en) Chip package
TWI366908B (en) Package structure and manufacturing method thereof
TWI341584B (en) Sensor-type semiconductor package and manufacturing method thereof
TWI347664B (en) Semiconductor chip package structure

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees