TWI255120B - Synchronization circuit - Google Patents

Synchronization circuit Download PDF

Info

Publication number
TWI255120B
TWI255120B TW092106527A TW92106527A TWI255120B TW I255120 B TWI255120 B TW I255120B TW 092106527 A TW092106527 A TW 092106527A TW 92106527 A TW92106527 A TW 92106527A TW I255120 B TWI255120 B TW I255120B
Authority
TW
Taiwan
Prior art keywords
phase
signal
clock
output
frequency
Prior art date
Application number
TW092106527A
Other languages
English (en)
Chinese (zh)
Other versions
TW200402220A (en
Inventor
Shinichi Yoshioka
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of TW200402220A publication Critical patent/TW200402220A/zh
Application granted granted Critical
Publication of TWI255120B publication Critical patent/TWI255120B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW092106527A 2002-03-26 2003-03-24 Synchronization circuit TWI255120B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002085117A JP3761481B2 (ja) 2002-03-26 2002-03-26 同期回路

Publications (2)

Publication Number Publication Date
TW200402220A TW200402220A (en) 2004-02-01
TWI255120B true TWI255120B (en) 2006-05-11

Family

ID=28449244

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092106527A TWI255120B (en) 2002-03-26 2003-03-24 Synchronization circuit

Country Status (4)

Country Link
US (1) US6737896B2 (enExample)
JP (1) JP3761481B2 (enExample)
CN (1) CN1266873C (enExample)
TW (1) TWI255120B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI391827B (zh) * 2007-03-22 2013-04-01 Nec Corp 資料傳送裝置、時脈切換電路及時脈切換方法

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI298223B (en) * 2002-11-04 2008-06-21 Mstar Semiconductor Inc Data recovery circuit, phase detection circuit and method for detecting and correcting phase conditions
CN1319309C (zh) * 2003-12-25 2007-05-30 华为技术有限公司 在同一系统上实现系统多时钟的方法及装置
TWI239717B (en) * 2004-05-04 2005-09-11 Novatek Microelectronics Co Analog front end with automatic sampling timing generation system and method thereof
JP4271623B2 (ja) * 2004-06-17 2009-06-03 富士通株式会社 クロック調整装置および方法
US20060187729A1 (en) * 2005-02-24 2006-08-24 Broadcom Corporation Source synchronous communication channel interface receive logic
US20060188046A1 (en) * 2005-02-24 2006-08-24 Broadcom Corporation Prediction of an optimal sampling point for clock resynchronization in a source synchronous data channel
KR100936201B1 (ko) * 2005-03-31 2010-01-11 후지쯔 가부시끼가이샤 클록 선택 회로 및 신시사이저
KR100649881B1 (ko) * 2005-06-02 2006-11-27 삼성전자주식회사 클락 신호들을 동기시키기 위한 반도체 장치 및 클락신호들을 동기시키는 방법
US7487378B2 (en) * 2005-09-19 2009-02-03 Ati Technologies, Inc. Asymmetrical IO method and system
CN100440773C (zh) * 2006-04-18 2008-12-03 威盛电子股份有限公司 相位内插收发电路及其收发方法
US7882474B2 (en) * 2008-03-17 2011-02-01 Avago Technologies Enterprise IP (Singapore) Pte. Ltd. Testing phase error of multiple on-die clocks
JP2009231896A (ja) * 2008-03-19 2009-10-08 Fujitsu Ltd 受信装置および受信方法
JP2009239768A (ja) * 2008-03-28 2009-10-15 Hitachi Ltd 半導体集積回路装置、及び、クロックデータ復元方法
JP2010074201A (ja) * 2008-09-16 2010-04-02 Nec Electronics Corp 同期検出回路、これを用いたパルス幅変調回路、及び同期検出方法
CN101917370B (zh) * 2010-08-10 2012-12-05 北京天碁科技有限公司 一种扩大解调数据的频偏估计范围的方法和装置
US8405533B2 (en) * 2010-12-15 2013-03-26 Intel Corporation Providing a feedback loop in a low latency serial interconnect architecture
JP6092727B2 (ja) 2012-08-30 2017-03-08 株式会社メガチップス 受信装置
CN103078611B (zh) * 2012-12-28 2016-01-20 芯锋宽泰科技（北京）有限公司 时钟产生器以及包括其的开关电容电路
WO2014101103A1 (zh) * 2012-12-28 2014-07-03 香港中国模拟技术有限公司 时钟产生器以及包括其的开关电容电路
TW201445887A (zh) * 2013-05-23 2014-12-01 Raydium Semiconductor Corp 時脈嵌入式序列資料傳輸系統及時脈還原方法
US9613665B2 (en) * 2014-03-06 2017-04-04 Mediatek Inc. Method for performing memory interface control of an electronic device, and associated apparatus
CN104280613B (zh) * 2014-10-15 2017-03-08 成都振芯科技股份有限公司 一种片内信号间的相位检测与同步电路及其同步方法
CN112398767B (zh) * 2019-08-14 2024-04-02 瑞昱半导体股份有限公司 智能相位切换方法及智能相位切换系统

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4755704A (en) * 1987-06-30 1988-07-05 Unisys Corporation Automatic clock de-skewing apparatus
KR970002949B1 (ko) * 1994-05-25 1997-03-13 삼성전자 주식회사 디지탈 통신시스템의 클럭발생방법 및 그 회로
KR100194624B1 (ko) 1996-12-02 1999-06-15 이계철 데이타 리타이밍 회로
JPH10239397A (ja) * 1997-02-27 1998-09-11 Ando Electric Co Ltd Ｉｃ試験装置
JP2001186111A (ja) 1999-12-24 2001-07-06 Nec Corp ビット同期回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI391827B (zh) * 2007-03-22 2013-04-01 Nec Corp 資料傳送裝置、時脈切換電路及時脈切換方法

Also Published As

Publication number Publication date
US20030218483A1 (en) 2003-11-27
JP2003283332A (ja) 2003-10-03
CN1447557A (zh) 2003-10-08
CN1266873C (zh) 2006-07-26
US6737896B2 (en) 2004-05-18
TW200402220A (en) 2004-02-01
JP3761481B2 (ja) 2006-03-29

Similar Documents

Publication Publication Date Title
TWI255120B (en) Synchronization circuit
US7664217B2 (en) Digital PLL circuit
JP3660638B2 (ja) クロック抽出回路
US6934215B2 (en) Semiconductor memory device having duty cycle correction circuit and interpolation circuit interpolating clock signal in the semiconductor memory device
US8170168B2 (en) Clock data recovery circuit
JP2008219866A (ja) 半導体メモリ装置及びその駆動方法
US20050001665A1 (en) Method for multiple-phase splitting by phase interpolation and circuit the same
JP4586730B2 (ja) クロックデータ再生回路
KR100505657B1 (ko) 서로 다른 단위 지연 시간을 가지는 지연소자를 구비하는지연 시간 보상 회로
US20060140309A1 (en) Clock and data recovery circuits
EP1271785B1 (en) Noise-resistive, burst-mode receiving apparatus and method for recovering clock signal and data therefrom
US6968027B2 (en) Digital PLL device and digital PBX using the same
US7479814B1 (en) Circuit for digital frequency synthesis in an integrated circuit
JPH11205134A (ja) ロック検出回路及びｐｌｌ周波数シンセサイザ
CN101409615B (zh) 接收系统与其自动偏差调整方法
CN112910445A (zh) 用于调节多相位信号的相位的半导体器件
JP4371598B2 (ja) 逓倍クロック発生回路
US7477714B2 (en) Phase adjusting circuit for minimized irregularities at phase steps
JP2842784B2 (ja) Ｐｌｌ回路
JP4750739B2 (ja) 位相同期回路
JP2021010096A (ja) 位相同期回路
JP3237637B2 (ja) クロック同期回路
JPH0832567A (ja) 複数の信号系のｐｌｌ使用による同期切替え方法
JP2000036728A (ja) クロック生成回路及びクロック生成方法
US20060087351A1 (en) Signal synchronizer system and method

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees