CN1266873C - 同步电路 - Google Patents

同步电路 Download PDF

Info

Publication number
CN1266873C
CN1266873C CNB031082351A CN03108235A CN1266873C CN 1266873 C CN1266873 C CN 1266873C CN B031082351 A CNB031082351 A CN B031082351A CN 03108235 A CN03108235 A CN 03108235A CN 1266873 C CN1266873 C CN 1266873C
Authority
CN
China
Prior art keywords
mentioned
signal
phase
clock
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB031082351A
Other languages
English (en)
Chinese (zh)
Other versions
CN1447557A (zh
Inventor
吉冈晋一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of CN1447557A publication Critical patent/CN1447557A/zh
Application granted granted Critical
Publication of CN1266873C publication Critical patent/CN1266873C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CNB031082351A 2002-03-26 2003-03-26 同步电路 Expired - Fee Related CN1266873C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002085117A JP3761481B2 (ja) 2002-03-26 2002-03-26 同期回路
JP085117/2002 2002-03-26

Publications (2)

Publication Number Publication Date
CN1447557A CN1447557A (zh) 2003-10-08
CN1266873C true CN1266873C (zh) 2006-07-26

Family

ID=28449244

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB031082351A Expired - Fee Related CN1266873C (zh) 2002-03-26 2003-03-26 同步电路

Country Status (4)

Country Link
US (1) US6737896B2 (enExample)
JP (1) JP3761481B2 (enExample)
CN (1) CN1266873C (enExample)
TW (1) TWI255120B (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI298223B (en) * 2002-11-04 2008-06-21 Mstar Semiconductor Inc Data recovery circuit, phase detection circuit and method for detecting and correcting phase conditions
CN1319309C (zh) * 2003-12-25 2007-05-30 华为技术有限公司 在同一系统上实现系统多时钟的方法及装置
TWI239717B (en) * 2004-05-04 2005-09-11 Novatek Microelectronics Co Analog front end with automatic sampling timing generation system and method thereof
JP4271623B2 (ja) * 2004-06-17 2009-06-03 富士通株式会社 クロック調整装置および方法
US20060187729A1 (en) * 2005-02-24 2006-08-24 Broadcom Corporation Source synchronous communication channel interface receive logic
US20060188046A1 (en) * 2005-02-24 2006-08-24 Broadcom Corporation Prediction of an optimal sampling point for clock resynchronization in a source synchronous data channel
KR100936201B1 (ko) * 2005-03-31 2010-01-11 후지쯔 가부시끼가이샤 클록 선택 회로 및 신시사이저
KR100649881B1 (ko) * 2005-06-02 2006-11-27 삼성전자주식회사 클락 신호들을 동기시키기 위한 반도체 장치 및 클락신호들을 동기시키는 방법
US7487378B2 (en) * 2005-09-19 2009-02-03 Ati Technologies, Inc. Asymmetrical IO method and system
CN100440773C (zh) * 2006-04-18 2008-12-03 威盛电子股份有限公司 相位内插收发电路及其收发方法
JP4359786B2 (ja) * 2007-03-22 2009-11-04 日本電気株式会社 データ伝送装置及びクロック切替回路
US7882474B2 (en) * 2008-03-17 2011-02-01 Avago Technologies Enterprise IP (Singapore) Pte. Ltd. Testing phase error of multiple on-die clocks
JP2009231896A (ja) * 2008-03-19 2009-10-08 Fujitsu Ltd 受信装置および受信方法
JP2009239768A (ja) * 2008-03-28 2009-10-15 Hitachi Ltd 半導体集積回路装置、及び、クロックデータ復元方法
JP2010074201A (ja) * 2008-09-16 2010-04-02 Nec Electronics Corp 同期検出回路、これを用いたパルス幅変調回路、及び同期検出方法
CN101917370B (zh) * 2010-08-10 2012-12-05 北京天碁科技有限公司 一种扩大解调数据的频偏估计范围的方法和装置
US8405533B2 (en) * 2010-12-15 2013-03-26 Intel Corporation Providing a feedback loop in a low latency serial interconnect architecture
JP6092727B2 (ja) 2012-08-30 2017-03-08 株式会社メガチップス 受信装置
US20150341040A1 (en) * 2012-12-28 2015-11-26 Xinfeng Quantel Technologies (Beijing) Co., Ltd Clock Generator and Switch-capacitor Circuit Comprising the Same
CN103078611B (zh) * 2012-12-28 2016-01-20 芯锋宽泰科技（北京）有限公司 时钟产生器以及包括其的开关电容电路
TW201445887A (zh) * 2013-05-23 2014-12-01 Raydium Semiconductor Corp 時脈嵌入式序列資料傳輸系統及時脈還原方法
US9613665B2 (en) 2014-03-06 2017-04-04 Mediatek Inc. Method for performing memory interface control of an electronic device, and associated apparatus
CN104280613B (zh) * 2014-10-15 2017-03-08 成都振芯科技股份有限公司 一种片内信号间的相位检测与同步电路及其同步方法
CN112398767B (zh) * 2019-08-14 2024-04-02 瑞昱半导体股份有限公司 智能相位切换方法及智能相位切换系统

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4755704A (en) * 1987-06-30 1988-07-05 Unisys Corporation Automatic clock de-skewing apparatus
KR970002949B1 (ko) * 1994-05-25 1997-03-13 삼성전자 주식회사 디지탈 통신시스템의 클럭발생방법 및 그 회로
KR100194624B1 (ko) 1996-12-02 1999-06-15 이계철 데이타 리타이밍 회로
JPH10239397A (ja) * 1997-02-27 1998-09-11 Ando Electric Co Ltd Ｉｃ試験装置
JP2001186111A (ja) 1999-12-24 2001-07-06 Nec Corp ビット同期回路

Also Published As

Publication number Publication date
JP3761481B2 (ja) 2006-03-29
TWI255120B (en) 2006-05-11
US6737896B2 (en) 2004-05-18
JP2003283332A (ja) 2003-10-03
TW200402220A (en) 2004-02-01
CN1447557A (zh) 2003-10-08
US20030218483A1 (en) 2003-11-27

Similar Documents

Publication Publication Date Title
CN1266873C (zh) 同步电路
CN1199355C (zh) 频率综合器
CN1574641A (zh) 使用可进行高精度频率调制的谱扩散方式的时钟发生电路
CN1945974A (zh) 半导体装置、扩频时钟发生器及其方法
CN1095248C (zh) 全数字化锁相回路
CN1249551C (zh) 时钟生成装置
CN1237831A (zh) 时钟发生电路以及时钟发生方法
CN1487669A (zh) 内部修正占空比的延时锁定环电路及其占空比修正方法
CN1101085C (zh) 用于检测锁相环中锁相的系统和方法
CN1220533A (zh) 时钟延迟电路和使用其的振荡电路、相位同步电路
US20100066425A1 (en) Synchronization detection circuit, pulse width modulation circuit using the same, and synchronization detection method
CN103378858A (zh) Pll电路
CN1823473A (zh) 用于延迟锁定环的启动电路
CN1334644A (zh) 利用多级数字式延迟线技术的减小抖动锁相环
CN1574629A (zh) 时钟和数据恢复电路
WO2014189772A1 (en) Method and apparatus for generating a reference signal for a fractional-n frequency synthesizer
CN100341269C (zh) 使用分数补偿方法的分数－n频率合成器
JP2008219866A (ja) 半導体メモリ装置及びその駆動方法
WO2011004580A1 (ja) クロックデータリカバリ回路
CN1378343A (zh) Pll电路的模式转换方法和pll电路的模式控制电路
CN1297286A (zh) 频率合成器和振荡频率控制方法
US8259774B2 (en) Spread spectrum clock signal generator
CN1774863A (zh) 等相位多相时钟信号发生电路及使用该电路的串行数字数据接收电路
CN1257349A (zh) 低抖动数据传输装置
CN1212491A (zh) 用于低压电源的半导体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20060726

Termination date: 20140326