TWI248650B - Silicon-on-nothing fabrication process - Google Patents
Silicon-on-nothing fabrication process Download PDFInfo
- Publication number
- TWI248650B TWI248650B TW093114301A TW93114301A TWI248650B TW I248650 B TWI248650 B TW I248650B TW 093114301 A TW093114301 A TW 093114301A TW 93114301 A TW93114301 A TW 93114301A TW I248650 B TWI248650 B TW I248650B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- active region
- etching
- anchor
- crucible
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 63
- 230000008569 process Effects 0.000 title claims description 32
- 238000004519 manufacturing process Methods 0.000 title claims description 18
- 238000002955 isolation Methods 0.000 claims abstract description 68
- 239000000758 substrate Substances 0.000 claims abstract description 61
- 238000005530 etching Methods 0.000 claims abstract description 39
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 19
- 229920005591 polysilicon Polymers 0.000 claims abstract description 19
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 13
- 229910052751 metal Inorganic materials 0.000 claims abstract description 12
- 239000002184 metal Substances 0.000 claims abstract description 12
- 229910052732 germanium Inorganic materials 0.000 claims description 42
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 42
- 239000004576 sand Substances 0.000 claims description 28
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims description 21
- 229910052707 ruthenium Inorganic materials 0.000 claims description 21
- 238000000151 deposition Methods 0.000 claims description 13
- 239000004065 semiconductor Substances 0.000 claims description 12
- 230000008021 deposition Effects 0.000 claims description 9
- 238000000206 photolithography Methods 0.000 claims description 8
- 210000003298 dental enamel Anatomy 0.000 claims description 7
- 230000003647 oxidation Effects 0.000 claims description 7
- 238000007254 oxidation reaction Methods 0.000 claims description 7
- 239000013078 crystal Substances 0.000 claims description 6
- 238000001020 plasma etching Methods 0.000 claims description 4
- 238000001039 wet etching Methods 0.000 claims description 4
- 230000008439 repair process Effects 0.000 claims description 2
- 230000001590 oxidative effect Effects 0.000 claims 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 230000001939 inductive effect Effects 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 8
- 229910052710 silicon Inorganic materials 0.000 abstract 8
- 239000010703 silicon Substances 0.000 abstract 8
- 229910000577 Silicon-germanium Inorganic materials 0.000 abstract 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 abstract 2
- 239000010410 layer Substances 0.000 description 155
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 27
- 229920002120 photoresistant polymer Polymers 0.000 description 21
- 239000000463 material Substances 0.000 description 14
- 229910052715 tantalum Inorganic materials 0.000 description 11
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 11
- 125000006850 spacer group Chemical group 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 6
- 229910000420 cerium oxide Inorganic materials 0.000 description 5
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 229910052797 bismuth Inorganic materials 0.000 description 2
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium dioxide Chemical compound O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 2
- 229920006395 saturated elastomer Polymers 0.000 description 2
- 239000004575 stone Substances 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 241000282326 Felis catus Species 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 240000006394 Sorghum bicolor Species 0.000 description 1
- 235000011684 Sorghum saccharatum Nutrition 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052770 Uranium Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 1
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 230000003749 cleanliness Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- AXTYOFUMVKNMLR-UHFFFAOYSA-N dioxobismuth Chemical compound O=[Bi]=O AXTYOFUMVKNMLR-UHFFFAOYSA-N 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 229940119177 germanium dioxide Drugs 0.000 description 1
- -1 giant Chemical compound 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000009738 saturating Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- JFALSRSLKYAFGM-UHFFFAOYSA-N uranium(0) Chemical compound [U] JFALSRSLKYAFGM-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- E—FIXED CONSTRUCTIONS
- E02—HYDRAULIC ENGINEERING; FOUNDATIONS; SOIL SHIFTING
- E02B—HYDRAULIC ENGINEERING
- E02B8/00—Details of barrages or weirs ; Energy dissipating devices carried by lock or dry-dock gates
- E02B8/06—Spillways; Devices for dissipation of energy, e.g. for reducing eddies also for lock or dry-dock gates
-
- E—FIXED CONSTRUCTIONS
- E02—HYDRAULIC ENGINEERING; FOUNDATIONS; SOIL SHIFTING
- E02B—HYDRAULIC ENGINEERING
- E02B7/00—Barrages or weirs; Layout, construction, methods of, or devices for, making same
- E02B7/16—Fixed weirs; Superstructures or flash-boards therefor
- E02B7/18—Siphon weirs
-
- E—FIXED CONSTRUCTIONS
- E02—HYDRAULIC ENGINEERING; FOUNDATIONS; SOIL SHIFTING
- E02B—HYDRAULIC ENGINEERING
- E02B8/00—Details of barrages or weirs ; Energy dissipating devices carried by lock or dry-dock gates
- E02B8/04—Valves, slides, or the like; Arrangements therefor; Submerged sluice gates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78639—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a drain or source connected to a bulk conducting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Structural Engineering (AREA)
- Civil Engineering (AREA)
- Mechanical Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Description
1248650 (1) 玖、發明說明 【發明所屬之技術領域】 本發明關係於半導體裝置及隔離層覆矽(S 〇〗)裝置 的製造,尤其是用以製造矽架空裝置的方法。 【先前技術】 製造在隔離層覆矽(SOI)基材上之MOSFET裝置, 相較於被製造在主體砂晶圓基材上者,具有例如高速、低 功率及高密度的顯著優點。S 0 I基材係由一薄表面層之單 晶矽在下層之隔離材料層上,該隔離材料係在一主體矽晶 圓上。薄表面矽層典型幾十奈米至幾微米厚,並係爲電晶 體的矽通道。通常由二氧化矽作成之隔離層係被稱爲埋入 氧化物並通常爲幾百奈米厚。 SOI晶圓藉由降低操作矽體積及隔離該等電晶體,而 改良了電晶體效能。薄表面矽層限制了需要被充電以將電 晶體切換導通及關閉的矽之體積,因而,降低了寄生電容 及增加了切換速度。隔離層隔離了電晶體與其鄰邊,因 而,降低了洩漏電流並允許電晶體以較低供給電壓操作, 因而,該等電晶體可以更小及更密集封裝。 對於次5 0奈米C Μ 0 S技術’矽通道及埋入氧化物厚 度需要分別遠低於50奈米及〗〇〇奈米’以防止短通道效 應。一具有矽膜厚度5奈米及埋入氧化物厚度2 0奈米之 超級SOI可以抑制在20奈米通道長度之收縮限制的 C Μ 0 S的短通道效應。然而,這些對矽及埋入氧化物膜厚 -4- (2) 1248650 度上之要求超出現行SOI晶圓之製造能力。再者,該裝置 效能可以以具有較低介電常數之隔離體加以改良,其並不 能以埋入氧化物進行改良。用於隔離層之最低介電常數爲 1 ’這表示在矽層下之氣隙,以及,所改良裝置被稱爲矽 架空(SON )裝置。在理論上提出裝置上之SON裝置模 擬顯示其改良效能超出具有3 · 9介電常數之埋入氧化物的 SOI裝置(見’ 1999年4月之應用物理文摘第2294-2299 頁之R.Koh所著”降低次〇·5微米SOI-MOFET之汲極-感 應阻障之埋入層工程”)。 各種S ON裝置製程已經提出令源極及汲極區連接至 基材。雖然這些裝置顯示改良之效能,但其裝置結構會造 成更高之寄生源極及汲極電容,與基材穿擊之可能考量。 例如,見 2〇〇〇年十一月之電子裝置的IEEE會報第 2179至 2 1 87 頁之由 M. Jurczak, T.Skotnicki, Μ· Paoli, Β· 丁 or men, J.Martins, J.L. Regolini, D. Dutartre, P . Ribot, D. Lenoble, R. Pantel, S. Mon fray 等人所著 之”矽架空(SON )-先進CMOS之創新製程”; 200 1年IEDM技術文摘第8 00頁之由 S. Mon fray, T. Skotnicki, Y. Moran d, S. Descombes, M. Paoli, P. Ribot, A. Talbot, D. Dutartre, F. Leverd, Y. Lefriec, R. Pantel, M. Haond, D. Renaud, M-E. Nier, C. Vizioz, D. Louis, N. Buffet 所著之”具有 完美介面形態及高電氣效能之 80nmSON (矽架空) (3) 1248650 Μ 〇 S F E T ’’ ;及 2 0 0 1年IEDM技術文摘之第8 0 9頁之由T. Sato, Η. Hatano’ K. Takenaka, H. Hayashi, K. Ishigo, Τ·
Hirono’ K. Ida, N. Aoki, T. Ohguro, K. I no, I. M i z u s h i m a, Y . T s u n a s h i m a所著之”使用石夕中之空白空間 (ESS)技術之 SON (矽架空)MOSFET,用於 SoC應 用”。 如第1A圖所示爲先前技藝之SON裝置,其包含一閘 極電極8、一閘極介電層7、源極4及汲極5,通過裝置 通道6,一起與源極及汲極延伸部4a及5a —起在矽基材 1上。S ON裝置係爲溝渠隔離3所隔離並浮置於一氣隙2 上。然而’氣隙2係被限至裝置通道6及源極及汲極延伸 部4 a及5 a。源極4及汲極5仍連接至矽基材1。第1 B圖 顯示先前技藝之SON裝置的俯視圖。 【發明內容】 本發明提供一製造具有源極、汲極及通道區之矽架空 (SON)裝置的方法’該等區係與該砂基材分隔開一氣 隙。該包含源極、汲極及通道區之 SON M0SFET裝置被 製造在一隔離浮置矽主動區上。該隔離浮置矽主動區係藉 由圍住該矽主動區之溝渠隔離與其他主動區完全分隔並與 該矽基材經由一氣隙加以分隔。 於本發明之一態樣中,揭示在一半導體基材上之隔離 浮置主動區之製程。一包含蓋層及一犧牲層之多層體被沉 -6- (4) 1248650 積在一半導體基材上。該多層體然後藉由蝕刻該多層體之 選定區,而對一主動區作出圖案。圍繞該主動區之蝕刻區 定義一隔離溝渠,以阻隔開該主動區。被蝕刻之隔離溝渠 具有一深度在該犧牲層處或低於該犧牲層,並較佳爲低於 犧牲層。多數連接該被隔離之主動區至基材的錨然後被形 成,以在蝕刻掉犧牲層前,錨定該主動區。隔離溝渠可以 被塡充及該結構可以被平坦化,以形成一絕緣浮置主動 區。 於本發明之另一態樣中,本發明揭示在矽基材上,製 作一絕緣浮置矽主動區的製程。該多層體較佳包含一閘極 介電層及一蓋層。砂主動區較佳爲聶晶砂、閛極介電層及 被沉積在該磊晶矽鍺之犧牲層上之蓋層的多層體。該隔離 浮置矽主動區之製程以矽鍺及矽層之多層體開始。該多層 體較佳包含一閘極介電層及一蓋層。然後,砂主動區藉由 蝕刻繞著該砂主動區之多層體結構之選定區,而加以形 成。蝕刻定義一在矽主動區旁之隔離溝渠。該隔離溝渠深 度至少在矽鍺層或在矽鍺層下。隔離溝渠深度較佳爲矽鍺 層下5nm至50nm。多數錨然後被製造以在選擇地蝕刻矽 鍺層前,固定矽主動區至矽基材。然後,隔離溝塗可以被 塡充及平坦化。浮置矽主動區現在係爲周圍之溝渠隔離所 支撐。 於上述製程的變化例中,矽鍺層之部份蝕刻可以在形 成錨之前被執行。再者,一熱氧化步驟可以在矽鍺層之選 擇蝕刻後被插入。熱氧化步驟可以氧化曝露之矽表面:磊 -7- 1248650 晶矽之底面,及矽基材的頂面。在矽鍺層之選擇融刻後’ 這些矽表面被曝光。熱氧化步驟可以藉由熱成長二氧化 矽,而部份或完全地塡滿由矽鍺層選擇性蝕刻所形成之氣 隙。 矽層較佳爲磊晶矽,具有於約3奈米至1 0 0奈米間之 一厚度。矽鍺層係較佳磊晶矽鍺,具有較佳於3奈米至約 5 0 0奈米間之厚度,最好是於3奈米至約5 0奈米。在矽 鍺層中之鍺含量係較佳於至70%之間,最好是20%至 6 0%之間,以提供良好蝕刻選擇性及良好磊晶矽層之磊晶 成長條件。閘介電層較佳爲沉積或成長之二氧化矽上,最 好爲高k介電材料,例如氧化給、氧化鍩、氧化鋁、矽酸 給、或其組合。蓋層較佳爲用於多晶矽閘極裝置之多晶矽 層、或用於金屬閘極裝置之多晶矽、二氧化矽或氮化矽。 主動區及錨之圖案化步驟較佳以微影術進行,其中塗覆一 光阻並在光罩下曝露至UV光,以將一圖案由光罩轉印至 光阻。於蝕刻步驟中,光阻保護基材,以將圖案由光阻轉 印至基材。光阻然後可以被剝離。圖案轉移蝕刻較佳藉由 反應離子蝕刻或濕式蝕刻加以完成。 隔離溝渠蝕刻深度較佳係在矽鍺層下,最好在矽鍺層 下於5奈米至5 0奈米之間。 錨形成係較佳藉由在沉積一錨層後’以微影術形成。 一錨圖案被轉印至一光阻塗層及一蝕刻步驟可以轉印錨圖 案至錨層。錨層較佳爲一絕緣材料,例如二氧化矽或氮化 砂。錨支撐矽主動區並提供對矽鍺之適當接取,使得矽鍺 -8- (6) 1248650 可以被齡刻’以在矽主動區下,形成一氣隙。矽鍺蝕刻係 較佳地藉由反應離子蝕刻或濕式蝕刻加以完成,使用例如 ΝΗ40Η/Η202/Η20之選擇蝕刻溶液。 於本發明之另一態樣中,本發明揭示在一隔離浮置矽 主動區上’製造一 SON裝置的製程。該SON裝置藉由該 周圍隔離溝渠及在矽主動區下之氣隙,所完全隔離開鄰近 之S ON裝置。S ON裝置之源極、汲極及通道區的氣隙隔 離提供一高效裝置。 於S ON裝置製程中,矽主動區係較佳爲磊晶矽、閘 極介電及盖層之多層體’其係沉積在一層磊晶砂錯上。嘉 晶矽層較佳被佈植以摻雜雜物,以調整臨限電壓。在完成 隔離浮置矽主動區後,現行電晶體製程的狀態可以執行, 以建立SON裝置。 S ON裝置可以爲一多晶矽閘極裝置或一金屬閘極裝 置。可以製造升高之源極及汲極。 【實施方式】 本發明揭示一種在半導體基材上,製造一隔離浮置主 動區的方法。該隔離浮置主動區係爲包圍主動區之溝渠隔 離所隔離並浮置在一氣隙上。氣隙係由一犧牲材料所完 成’然後,被選擇地蝕刻。爲了防止主動區在犧牲層移除 時被撕開,將主動區固定至基材的多數錨在選擇蝕刻步驟 前被製造。錨然後可以在下一步驟中與隔離材料合倂。 第2 A圖顯示在一半導體基材1 〇〗上’ 一隔離浮置主 -9- (7) 1248650 動區1 〇 3。該隔離浮置主動區1 〇 3係爲包圍在隔離浮屬 動區103旁之被塡充溝渠隔離102所隔離並與半導體基 1〇1隔開一氣隙104。隔離浮置主動區103爲被塡充清 隔離102所支撐。第2B圖顯示爲被塡充溝渠隔離1〇2 包圍之隔離浮置主動區1 0 3之俯視圖。 第3 A圖顯示在蝕刻犧牲層1 1 6前,具有一錨1 1 5 撐主動區1 1 3之隔離浮置主動區結構。於此圖中,溝渠 離1 1 2並未被塡充,因此,主動區1 1 3係爲錨11 5所 撐。第3 B圖顯示主動區1 1 3與支撐錨1 1 5之俯視圖。 1 1 5係被設計以提供對少之阻礙並藉由提供對犧牲層之 大進入方法,而最佳化犧牲層1 1 6之鈾刻。 第4 A-4F圖顯示用於本發明隔離浮置主動區的製造 驟。包含一主動區120及一犧牲層121之多層結構被沉 在半導體基材122上,如第4A圖所示。主動區124然 藉由蝕刻在主動區旁之隔離溝渠1 23加以形成,如第 圖所不。飽刻隔離溝渠123曝露出多數之犧牲區125及 佳曝露出整個犧牲區1 2 5及部份之基材1 2 2,如此圖 示。一錨1 2 6被製造在隔離浮置主動區上,連接隔離主 區1 2 4與曝露基材1 2 2 ’如第4 C圖所示。然後,犧牲 1 2 5被選擇飾刻掉’以形成氣隙1 2 7,留下爲錯1 2 6所 撐之隔離浮置主動區1 24,如第4D圖所示。一塡充 1 2 8被沉積在整個結構上,以塡充隔離溝渠〗2 3,如第 圖所示。隔離溝渠塡充較佳完全地塡滿隔離溝渠】2 3, 不會完全塡滿氣隙]2 7,較佳具有最少塡充氣隙 主 材 渠 所 支 隔 支 錨 最 步 積 後 4B 最 所 動 Is 支 層 4E 並 1 2 7,以 -10- (8) 1248650 最大化氣隙的尺寸。然後,被塡充層1 2 8使用一例 機械硏磨(CMP )之全面平坦化製程加以平坦化; 主動區1 2 4上,如第4 F圖所示。隔離浮置主動區 接於氣隔1 2 7上,並爲溝渠隔離1 2 3所隔離並與基 隔離開該氣隙1 2 7。隔離浮置主動區1 2 4在C Μ P 係爲塡充之溝渠隔離1 2 3與殘留錨1 2 6所支撐。若 與隔離1 2 3之材料相同,則殘留之錨1 2 6可以與溝 1 2 3合倂。 第2Α、3 Α及4F圖只顯示一層之隔離浮置主 但使用多層也是在本發明之範圍內。若隔離浮置主 薄或並未結構穩定,則其他層也可以沉積在隔離浮 區層上,以改良其強度。後續製程步驟的各層可以 隔離浮置主動區前加以沉積,以最佳化製造流程。 於所揭示隔離浮置主動區製程的變化例中,在 及4C2中之步驟可以替換第4C圖之步驟。第4C1 在錨形成前,插入部份蝕刻犧牲層的步驟。犧牲區 一部份1 3 0被蝕刻,留下足夠之犧牲區〗2 5,以支 置區1 2 4。以此製程變化例,在第4 C圖中之錨製 以第4 C 2圖中之錨製程所替代,在第4 c 2圖中, 係附著至浮置區124及基材122,並在犧牲區中有 1 3 0。錨材料之沉積的製程條件使得氣隙! 3 〇並 滿。此製程變化改良於氣隙形成時之犧牲層的蝕刻 錨形成之各種實施例係揭示於第5A_5D圖。第 顯示兩錨1 3 5 a在基材1 3 1 a上之氣隙I 3 6 a上,支 如化學 停止在 1 24浮 :材 122 步驟後 錨1 2 6 渠隔離 動區, 動區很 置主動 在形成 第 4C1 圖顯示 125之 撐該浮 程係被 錨12 6 一氣隙 未被塡 〇 5 A圖 撐浮置 -11 - (9) 1248650 主動區1 3 3 a之兩側。第5 B圖顯示一錨1 3 5 b, 1 3 1 b上之氣隙1 3 6 b上,只支撐浮置主動區1 側。第5 C圖顯示兩錨1 3 5 c,其在基材1 3 1 c 1 3 6 c上,支撐浮置主動區1 3 3 c之兩側。第5 D 大錨1 3 5 d,其在基材1 3 1 d上之氣隙1 3 6 d上, 主動區1 3 3 d之兩側。可以了解,錨結構之其他 改可以加以完成,使得該等錨支撐浮置主動區, 擋所有犧牲層開口。 本發明之較佳實施例係爲如第6圖所示之隔 主動區的製造。隔離浮置矽主動區包含磊晶矽層 閘極介電層2 0 3及一蓋層2 04,其係爲一溝渠間 分隔並以一氣隙2 0 1與矽基材2 0 0分隔。磊晶層 加以佈植,以調整裝置臨限電壓。蓋層可以爲 層,用以製造一閘極多晶矽裝置、或在金屬閘極 中之一多晶砂、二氧化砂或氮化Ϊ夕作爲一 CMP停 以下將說明本發明隔離浮置矽主動區之製程 圓基材開始,一層矽鍺被磊晶沉積,其後,進行 矽,其中,該矽層之厚度佳於約3奈米至1 00奈 本發明之部份態樣中,後續層例如一閘極介電層 晶砂層、及一蓋層也被沉積在該矽層上。若矽層 而構上不穩定,也可以沉積其他層在矽層上,以 度。同時,後續製程步驟也可以在矽層沉積後等 區形成完成之前直接進行,以防止污染,以改良 度及最佳化製造流程。可以在磊晶矽沉積步驟後 其在基材 3 3 b 之一 上之氣隙 圖顯不一 支撐浮置 變化及修 而不會阻 離浮置矽 202、一 隔2 0 5所 202可以 一多晶石夕 裝置製程 止層。 。以矽晶 一嘉晶層 米間。於 、閘極多 很薄,因 改良其強 待矽主動 表面潔淨 ,執行一 -12- (10) 1248650 離子佈植步驟,以調整臨限電壓。對於一多晶矽閘極裝 置,一閘極介電層及一閘極多晶矽層可以沉積在磊晶矽層 上◦對於一金屬閘極裝置,可以沉積一闇極介電層及一例 如多晶矽、二氧化矽或氮化矽之C Μ P停止層。該C Μ P停 止層係用以在一全面平坦化步驟時,例如化學機械硏磨 (CMP )步驟中,作平坦化停止用。 一層矽鍺被選擇作爲犧牲層,因爲矽鍺可以相對於矽 選擇地蝕刻,以形成用於浮置矽層之氣隙。對於裝置應 用,矽鍺具有晶格與矽匹配的其他優點,造成磊晶矽層容 易沉積的優點。在矽鍺層中之鍺含量可以於1 〇至70%之 間,較佳於約20%至60%之間。低鍺含量具有較低晶格應 變,因此,較易磊晶矽沉積。高鍺含量具有對矽之較佳蝕 刻選擇性,因此,更容易形成氣隙。矽鍺及矽晶格略微不 同,因此,在矽上沉積磊晶矽鍺將建立一應變矽鍺,其具 有類似於矽之晶格。若矽鍺厚於一臨界厚度,則矽鍺之晶 格將鬆弛至矽鍺之平衡晶格,並可能對後續沉積磊晶矽建 立困難。因此,矽鍺之厚度較佳加以選擇爲低於一臨界厚 度,使得沒有矽鍺之鬆弛。矽鍺的厚度較佳於3奈米至 5 0奈米間。 在沉積多層結構後,該多層結構然後被圖案化爲一矽 主動區。圖案化步驟的較佳製程爲光微影、將影像由光罩 轉印至光阻塗層。於一典型光微影製程中,多層體被塗覆 以一光阻層,其係以光罩曝光於U V光下,然後,顯影。 取決於所用之光阻類型,例如負光阻或正光阻,來自光罩 -13- (11) 1248650 的影像被正或負地轉印至光阻。 包圍矽主動區之隔離溝渠然後藉由蝕刻圖案矽主動區 加以製造。隔離溝渠曝露至少多數之矽鍺層。隔離溝渠蝕 刻較佳將整個矽鍺層曝露並加上一過度蝕刻量蝕刻入矽基 材。矽基材過度蝕刻可以淺至1 0奈米深,因爲矽主動區 被完全地隔離’因此,不必要深隔離。在隔離溝渠蝕刻 中,有圖案光阻保護矽主動區。在形成矽主動區後,光阻 可以被剝離。 在砂鍺層被触刻,以形成浮置矽主動區前,砂層需要 被固定至基材,以防止剝離。然後,製造出多數錨,將砂 主動區連接至基材,以於後續蝕刻下層之矽鍺層時,支撐 石夕主動區。錨材料與砂鍺不同,以防止飽刻下層砂鍺層 時,被飽刻。錨材料較佳爲一絕緣材料,例如二氧化5夕, 因爲如此猫可以爲淺溝渠隔離材料之一部份。錨較佳留下 足夠至矽鍺之開口,以允許蝕刻進行。 錨較佳係製造如下··一薄錨層絕緣材料,例如二氧化 石夕或氮化砂係被全面地沉積。錨層之厚度較佳係於1 0奈 米至5 0 0奈米間。錨層覆蓋砂層及基材。錨層然後被作出 圖案,較佳地光微影步驟,然後,錨層之選定部份係被倉虫 刻,以形成多數連接矽層至基材的錨。 在形成錨後,砂鍺可以被触刻,以形成浮置形7主動 區。該矽鍺較佳被完全蝕刻,以形氣隙,但也可以部份倉虫 刻,以在砂主動區下,留下砂鍺支撐柱。錦較佳被設|十使 得當矽鍺被蝕刻時,浮置主動區被適當地支撐^ g $貪虫 -14 - (12) 1248650 刻較佳爲對矽選擇地蝕刻。N H 4 Ο Η / Η 2 Ο 2 / Η 2 0混合物可以 用以選擇矽鍺濕式蝕刻。一電漿乾式蝕刻也可以用以選擇 地蝕刻矽鍺層。 部份蝕刻矽鍺之選用步驟可以在錨形成前執行。矽鍺 可以部份蝕刻以將矽鍺挖洞,而留下一部份之鍺層。矽鍺 之殘留在主動區中間之部份被用以防止矽主動區的剝離。 於此變化例中,錨層沉積特徵較佳不會太保角,以防止矽 鍺凹陷塡充。較佳爲電漿加強化學沉積技術用以沉積錨 層。然後隔離溝渠被塡充並平坦化。一塡充層被沉積以塡 入隔離溝渠,該塡充層較佳與錨層相同材料並且爲例如二 氧化矽或氮化矽之絕緣材料。塡充層較佳塡充隔離溝渠並 未完全塡滿氣隙。平坦化然後執行以平滑該表面,停止在 蓋層上。矽層現浮置在氣隙的頂上,並被隔離溝渠及氣隙 所完全隔離。 本發明之另一較佳實施例爲具有源極及汲極區與矽基 材隔離之矽架空(SON)裝置的製造方法。所揭示之s〇N 裝置係被製造於一隔離浮置矽主動區上,該裝置包含源 極、汲極及閘極區。 第7 A圖顯示使用現行技術製程備製之多層半導體結 構。該多層結構包含一層閘多晶矽3 0 4、一層閘極介電質 3 0 3、一層磊晶矽3 0 2、及一層磊晶矽鍺3 〇丨在一矽晶圓 基材3 0 0上。磊晶矽鍺層301係成長入矽基材3〇〇。矽鍺 3 0 1之厚度較佳係低於臨限厚度,使得不會發生鬆弛。矽 錯3 0 1之厚度較佳於約3奈米至5 〇奈米之間。磊晶矽層 -15- (13) !248650 3 〇2係成長入矽鍺層3 01內。磊晶矽層3 02之厚度較佳係 於約3奈米至約1 〇 〇奈米之間。磊晶矽層之摻雜濃度可以 藉由一通道離子佈植加以修改,以調整臨限電壓。一閘極 介電層3 0 3被成長或沉積在磊晶矽層3 0 2上。閘極介電材 料可以爲二氧化矽,並較佳爲高k介電材料,例如氧化鈴 或氧化結。然後,沉積一閘極多晶砂層3 0 4。多晶5夕層 3 〇4可以被使用作爲閘極材料或簡單地作爲化學機械硏磨 (CMP )停止層。若作爲 CMP停止層,其可以爲氮化矽 所替代並將在 CMP步驟後移除,及閘極介電層及閘極電 極將在C Μ P停止層移除後被沉積。 第7 Β圖顯示淺溝渠隔離光微影製程,以圖案化多層 結構至矽主動區。光阻3 0 5定義主動區。取決於矽鍺蝕刻 率及矽鍺對矽蝕刻選擇性,較佳在矽主動區佈局中,定義 多角之最大尺寸。 第7 C圖顯示包圍矽主動區之隔離溝渠蝕刻3 0 6。在 隔離溝渠蝕刻步驟中,光阻3 0 5保護多層體,並將在完成 隔離溝渠蝕刻完成後,如第7D圖所示被移除。隔離溝渠 蝕刻深度較佳爲略低於矽鍺層3 0 1 —過度蝕刻量。因爲該 裝置將被製造在頂磊晶矽層3 02上,及矽鍺3 0 1將爲空氣 所替換’並不需要深隔離。隔離溝渠過度蝕刻可以於約5 奈米至5 0奈米,並較佳係在矽鍺層下1 〇奈米。 第7 Ε圖顯示一錨層3 1 0沉積在主動區上及隔隔溝渠 上’該錨層較佳爲二氧化矽或氮化矽。第7 F圖顯示光微 影步驟,以定義錨。光阻3 1 1保護錨區域。 -16- (14) 1248650 第7 G圖顯示在圖案錨層被蝕刻掉,以光 保護該錨結構後,錨3 1 2之形成,第7H圖 3 1 1被剝離後,錨結構3 1 2。錨3 1 2附著至主 晶一層304之頂面,及層304、303及302之 附著至曝露基材矽3 0 0之表面。錨也可以附 壁,但因爲矽鍺將被蝕刻,所以於錨及矽鍺側 力並不重要。 第7 I圖顯示在矽鍺被蝕刻後之氣隙3 1 3 動區3 0 4、3 0 3及3 0 2被錨3 1 2所支撐於氣隙: 第7 J圖顯示隔離溝渠的塡充,較佳完全 溝渠而不是氣隙。第7K圖顯示使用CMP並停 層 3 (Μ上之平坦化步驟。塡充隔離溝渠306 3 1 2支撐矽主動區於氣隙3丨3上。 弟7L圖顯不丨几積一第二層多晶砂321之 驟,第7 Μ圖顯示閘極多晶矽形成步驟,其中 圖案3 2 2形成在多晶矽層3 2丨上。第二多晶矽 以延伸多晶矽閘極至場隔離區,並將與在主動 多晶砂層3 0 4合倂。 第7Ν圖顯示多晶矽形成,經由使用光阻 遮罩’蝕刻多晶矽層3 2 1。閘極形成飽刻經第 3 0 4、閘極氧化物3 0 3並停止在矽層3 0 2上。 第7 0圖被剝離。 在閘極多晶矽形成後,裝置可以藉由現行 技術加以完成,如第 7Ρ圖所示。SON裝置 阻圖案3 1 1 顯示在光阻 動區之閘多 側壁。錨也 著至矽鍺側 壁間之黏著 之形成。主 ;1 3 上。 地塡充隔離 止在多晶矽 及殘留之錨 下一選用步 具有一光阻 層3 2 1被用 區上之第一 3 2 2作爲一 一多晶$夕層 光阻3 2 2在 C Μ 0 S製程 以殘留之錦 -17 - (15) 1248650 3 1 2爲溝渠隔離3 0 6所隔離並被完全地浮置在氣隙3 1 3 上。多晶矽閘極3 2 1可以被摻雜以雜質,以增加導電率。 如同本技藝所知,一源極區3 4 2及一汲極區3 4 1藉由摻入 雜質,n +或p +而加以形成。輕摻雜汲極/源極(LDD )區 及HALO也可以在形成源極342及汲極341區前或配合源 極342及汲極341 —起形成。本發明SON裝置之源極342 及汲極3 4 1區也可以與矽基材3 0 0隔離開氣隙3 1 3。閘極 間隔層3 49也可以製造以隔開閘極結構3 2 1及3 04。電晶 體結構也可以爲η-通道或p通道裝置。然後,進行金屬 化,以完成裝置製造。一氧化物層 3 44覆蓋該結構,然 後,接觸孔係被蝕刻作爲金屬化內連線。金屬然後被沉積 以形成源極電極3 4 6、汲極電極3 4 7及閘極電極3 4 5。源 極、汲極及多晶矽閘極之矽化也可以應用。 再者,矽架空裝置之源極及汲極區可以升高源極及汲 極區’其中源極及汲極區可以爲一升高源極及汲極技術所 放大’以降低電晶體串聯電阻。一升高源極及汲極製程可 以由許等人在美國專利6,3 6 8,9 6 0之名爲”雙側壁升高 矽化源極/汲極CMOS電晶體”所看出,及由Sakiyama等 人在美國專利6,352,899之名爲”具有大源極/接觸區之 升高矽化源極/汲極 Μ Ο S電晶體及方法,,,這些係倂入作 爲參考。 上述製程係可應用於具有多晶砂閘極之裝置。本發明 之矽架空裝置製程也可以適用至具有金屬閘極之裝置,其 中閘極材料爲金屬,例如銅、鋁、鎢、鎳、鈦、鉅、鉑、 -18- (16) 1248650 或其合金組合者。一金屬閘極c Μ 0 S製程也可以使用 浮置矽主動區以製造具有金屬閘極電極之裝置。製造 閘極MO S電晶體的製程可以於許等人在美國專利 2 7 4,4 2 1名爲”製造金屬閘極次微米 Μ 0 S電晶體 法”,於此係倂入作爲參考。 於上述製程的一變化例中,矽鍺層3 0 1之部份蝕 以在沉積錨層前完成。在溝渠隔形成如第7 D圖所示 可以形成一選擇矽鍺蝕刻。第7D 1圖顯示在第7D圖 額外步驟,其中矽鍺蝕刻停止建立凹陷3 4 0,留下一 之殘留矽鍺,以防止矽主動區的抬起。該製程然後以 錨層310續繼,如第7Ε圖所示。因爲錨層較佳並未 在矽鍺蝕刻部份中之間隙,所以電漿加強化學氣相沉 層的技術係較佳的,以防止塡入此氣隙。 再者,上述製程的一變化例,一熱氧化步驟可以 擇矽鍺層3 0 1後被插入。由於此熱氧化步驟,氣隙也 部份或完全地塡入熱成長二氧化矽。在矽主動層3 0 2 面的熱成長二氧化矽可以改良裝置效能。 【圖式簡單說明】 第1 Α及1Β圖顯示先前技藝之SON裝置。 第2A及2B圖顯示本發明之隔離浮置主動區。 第3 A及3 B圖顯示支撐主動區之本發明錨結構。 第4 A-4F圖顯示用於隔離浮置主動區之製造步驟 第5 A - 5 D圖顯示錨結構的變化例。 隔離 金屬 6, 的方 刻可 後, 後的 部份 沉積 塡充 積鋪 在選 可以 之底 -19- (17) 1248650 第6圖顯示本發明之隔離浮置矽主動區。 第7 A-7P圖顯示製造本發明之SON裝置的步驟。 第7D1圖顯示製造步驟的一變化例。 【符號說明】 1 矽 基 材 2 氣 隙 3 溝 渠 隔 離 4 源 極 4a 源 極 延 伸 部 5 汲 極 5a 汲 極 延 伸 部 6 裝 置 通 道 7 閘 極 介 電 層 8 閘 極 電 極 10 1 半 導 體 基 材 1 02 溝 渠 隔 離 103 主 動 區 1 04 氣 隙 112 溝 渠 隔 離 113 主 動 區 120 主 動 層 1 2 2 半 導 髀 基 材 123 隔 離 溝 渠
-20- (18) 主動區 犧牲區 m 氣隙 塡充層 氣隙 基材 主動區 錨 氣隙 基材 主動區 細 氣隙 基材 主動區 錨 氣隙 基材 主動區 錯 氣隙 石夕基材 氣隙 -21 - (19 磊晶矽層 閘極介電層 蓋層 溝渠隔離 石夕晶圓基材 嘉晶5夕錯 嘉晶石夕 閘極介電層 多晶ί夕層 光阻 隔離溝渠蝕刻 錨層 光阻 錨 氣隙 多晶砂層 光阻圖案 汲極區 源極區 氧化物層 閘極電極 源極電極 汲極電極 閘極間隔層 -22- (20) 1248650 3 4 0 凹陷 -23-
Claims (1)
1248650 (1) 讲κ月a修(更) 拾、申請專利範圍 第93 1 1 430 1號專利申請案 中文申請專利範圔修正本 民國94年8月25日修正 1· 一種在半導體基材上製造一隔離浮置主動區的方 法,該方法包含步驟: a) 在一半導體基材上,形成一多層結構,該多層結 構包含至少一犧牲層及一蓋層; b) 形成爲隔離溝渠所包圍之主動區,該隔離溝渠具 有一深度在該犧牲層處或在該犧牲層下; c) 在主動區之上,形成多數錨,用以將主動區固定 至該半導體基材上;及 d) 選擇地蝕刻該犧牲層。 2.—種在矽基材上製造一隔離浮置矽主動區的方法, 該方法包含步驟: a)在該砂基材上,形成一多層結構,該多層結構包 含至少一矽鍺層及一砂層; b )形成爲一隔離溝渠所包圍之矽主動區,該隔離溝 渠具有一深度在該矽鍺層處或在該矽鍺層下; c)在矽主動區之上,形成多數錨,以固定矽主動區 至矽基材;及 d )選擇地蝕刻矽鍺層。 3 .如申請專利範圍第2項所述之方法,其中該矽鍺層 1248650 (2) 係由嘉晶沉積形成。 4 ·如申請專利範圍第2項所述之方法,其中該矽層係 由聶晶沉積所形成。 5 ·如申請專利範圍第2項所述之方法,更包含步驟 bl)爲在步驟b)後: b 1 )選擇地触刻一部份之砂錯層。 6 ·如申請專利範圍第2項所述之方法,更包含步驟 e )在步驟d )後: e )氧化在選擇地蝕刻矽鍺層後曝露之矽表面,該氧 化部份或完全地塡充爲選擇蝕刻矽鍺層所建立之氣隙。 7. 如申請專利範圍第2項所述之方法,更包含步驟 f)在步驟d )後: f)塡充及平坦化該隔離溝渠。 8. —種用以在矽基材上之隔離浮置矽主動區上建立矽 架空裝置的方法,該方法包含步驟: a)在該矽基材上,形成一多層結構,該多層結構包 含至少一磊晶矽鍺層、一磊晶矽層、一閘極介電層及一蓋 層; b )形成爲一隔離溝渠所包圍之矽主動區’該隔離溝 渠具有一深度在該矽鍺層處或在該矽鍺層下; c)在矽主動區之上,形成多數錨’用以固定矽主動 區至矽基材; d )選擇蝕刻該矽鍺層; e )塡充及平坦化該隔離溝渠;及 -2 - 1248650 (3) f )形成該裝置之閘極、源極及汲極區。 9 ·如申請專利範圍第8項所述之方法,其中該矽鍺層 之厚度係於3奈米至5 0奈米之間。 1 〇 ·如申請專利範圍第8項所述之方法,其中該矽鍺 層之鍺含量係於20%至60%之間。 1 1 .如申請專利範圍第8項所述之方法,其中該矽層 之厚度係於3奈米至約1 00奈米之間。 1 2 ·如申請專利範圍第8項所述之方法,其中該形成 爲一隔離溝渠所包圍之矽主動區之步驟包含以光微影術’ 定義一隔離溝渠圍繞該矽主動區;及 触刻該等未爲光微影術定義結構所保護之區域。 1 3 ·如申請專利範圍第1 2項所述之方法,其中該溝渠 隔離蝕刻係藉由反應離子蝕刻加以完成。 1 4 ·如申請專利範圍第8項所述之方法,其中該隔離 溝渠深度係在矽鍺層下5奈米至約5 0奈米之間。 1 5 .如申請專利範圍第8項所述之方法,其中該錨形 成包含沉積一錨層; 以光微影術,定義一錨結構;及 蝕刻該等未爲光微影術所定義結構所保護之區域。 1 6 .如申請專利範圍第8項所述之方法,其中該矽鍺 層蝕刻係爲一濕飩刻製程所完成。 1 7 .如申請專利範圍第8項所述之方法,其中該矽鍺 層蝕刻係藉由一反應離子蝕刻製程加以完成。 1 8 .如申請專利範圍第8項所述之方法,更包含步驟 -3 - 1248650 (4) b l ),其在步驟b )後·· b 1 )選擇性蝕刻矽鍺層之一部份。 1 9 .如申請專利範圍第8項所述之方法,更包含步驟 d 1 ),其在步驟d )後: d 1 )氧化在選擇性蝕刻該矽鍺層後曝露出之矽表面, 該氧化部份或完全地塡充爲選擇性蝕刻該矽鍺層所建立之 氣隙。
2 0 .如申請專利範圍第8項所述之方法,其中該矽架 空裝置之源極及汲極區係爲升高之源極及汲極區。 2 1 .如申請專利範圍第8項所述之方法,其中該矽架 空裝置具有多晶矽閘極。 22.如申請專利範圍第8項所述之方法,其中該矽架 空裝置具有一金屬閘極。
-4-
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/441,674 US7078298B2 (en) | 2003-05-20 | 2003-05-20 | Silicon-on-nothing fabrication process |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200501274A TW200501274A (en) | 2005-01-01 |
TWI248650B true TWI248650B (en) | 2006-02-01 |
Family
ID=33450045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093114301A TWI248650B (en) | 2003-05-20 | 2004-05-20 | Silicon-on-nothing fabrication process |
Country Status (4)
Country | Link |
---|---|
US (1) | US7078298B2 (zh) |
JP (1) | JP2004349702A (zh) |
KR (1) | KR100576593B1 (zh) |
TW (1) | TWI248650B (zh) |
Families Citing this family (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7015147B2 (en) * | 2003-07-22 | 2006-03-21 | Sharp Laboratories Of America, Inc. | Fabrication of silicon-on-nothing (SON) MOSFET fabrication using selective etching of Si1-xGex layer |
WO2005036638A1 (ja) * | 2003-10-10 | 2005-04-21 | Tokyo Institute Of Technology | 半導体基板、半導体装置及び半導体基板の作製方法 |
KR100583725B1 (ko) * | 2003-11-07 | 2006-05-25 | 삼성전자주식회사 | 부분적으로 절연된 전계효과 트랜지스터를 구비하는반도체 장치 및 그 제조 방법 |
US7029964B2 (en) * | 2003-11-13 | 2006-04-18 | International Business Machines Corporation | Method of manufacturing a strained silicon on a SiGe on SOI substrate |
US7256077B2 (en) * | 2004-05-21 | 2007-08-14 | Freescale Semiconductor, Inc. | Method for removing a semiconductor layer |
DE102004036803A1 (de) * | 2004-07-29 | 2006-03-23 | Robert Bosch Gmbh | Verfahren zum Ätzen einer Schicht auf einem Substrat |
JP2006093268A (ja) * | 2004-09-22 | 2006-04-06 | Seiko Epson Corp | 半導体基板、半導体装置、半導体基板の製造方法および半導体装置の製造方法 |
JP4759967B2 (ja) * | 2004-10-01 | 2011-08-31 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP2006128428A (ja) * | 2004-10-29 | 2006-05-18 | Seiko Epson Corp | 半導体基板、半導体装置、半導体基板の製造方法および半導体装置の製造方法 |
JP4620437B2 (ja) | 2004-12-02 | 2011-01-26 | 三菱電機株式会社 | 半導体装置 |
KR100674142B1 (ko) * | 2005-02-24 | 2007-01-24 | 한국과학기술원 | 빔 구조를 이용한 에스오엔 모스 트랜지스터 및 이를 이용한 인버터 소자 및 이들의 제조 방법 |
JP4367357B2 (ja) * | 2005-02-28 | 2009-11-18 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
KR100583390B1 (ko) * | 2005-03-17 | 2006-05-26 | 한국과학기술원 | 에스오엔 모스 전계 효과 트랜지스터 및 그 제조 방법 |
KR101308548B1 (ko) * | 2005-06-02 | 2013-09-23 | 더 보오드 오브 트러스티스 오브 더 유니버시티 오브 일리노이즈 | 프린터블 반도체 구조들 및 관련 제조 및 조립 방법 |
JP4670490B2 (ja) * | 2005-06-07 | 2011-04-13 | セイコーエプソン株式会社 | 半導体装置および半導体装置の製造方法 |
KR100618900B1 (ko) * | 2005-06-13 | 2006-09-01 | 삼성전자주식회사 | 다중 채널을 갖는 모스 전계효과 트랜지스터의 제조방법 및그에 따라 제조된 다중 채널을 갖는 모스 전계효과트랜지스터 |
JP2007027232A (ja) * | 2005-07-13 | 2007-02-01 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP2007142145A (ja) * | 2005-11-18 | 2007-06-07 | Seiko Epson Corp | 半導体装置 |
US7452784B2 (en) * | 2006-05-25 | 2008-11-18 | International Business Machines Corporation | Formation of improved SOI substrates using bulk semiconductor wafers |
JP2008186838A (ja) * | 2007-01-26 | 2008-08-14 | Toshiba Corp | 半導体装置、その製造方法及び不揮発性半導体記憶装置 |
US7652332B2 (en) * | 2007-08-10 | 2010-01-26 | International Business Machines Corporation | Extremely-thin silicon-on-insulator transistor with raised source/drain |
US7829429B1 (en) * | 2007-09-18 | 2010-11-09 | National Semiconductor Corporation | Semiconductor device having localized insulated block in bulk substrate and related method |
US20110084356A1 (en) * | 2008-06-02 | 2011-04-14 | Nxp B.V. | Local buried layer forming method and semiconductor device having such a layer |
US8106468B2 (en) * | 2008-06-20 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process for fabricating silicon-on-nothing MOSFETs |
US8266962B2 (en) | 2009-01-28 | 2012-09-18 | Infineon Technologies Ag | Acceleration sensor |
US7893492B2 (en) * | 2009-02-17 | 2011-02-22 | International Business Machines Corporation | Nanowire mesh device and method of fabricating same |
JP5456036B2 (ja) * | 2009-06-12 | 2014-03-26 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US8138523B2 (en) | 2009-10-08 | 2012-03-20 | International Business Machines Corporation | Semiconductor device having silicon on stressed liner (SOL) |
US8780629B2 (en) * | 2010-01-15 | 2014-07-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and driving method thereof |
WO2011086871A1 (en) * | 2010-01-15 | 2011-07-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US8481400B2 (en) | 2010-09-17 | 2013-07-09 | Infineon Technologies Ag | Semiconductor manufacturing and semiconductor device with semiconductor structure |
US8455308B2 (en) | 2011-03-16 | 2013-06-04 | International Business Machines Corporation | Fully-depleted SON |
US8647930B2 (en) * | 2011-04-14 | 2014-02-11 | Robert Bosch Gmbh | Wafer with recessed plug |
US8466070B2 (en) * | 2011-06-02 | 2013-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming semiconductor structures |
US8779554B2 (en) | 2012-03-30 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | MOSFETs with channels on nothing and methods for forming the same |
US9136328B2 (en) | 2012-10-09 | 2015-09-15 | Infineon Technologies Dresden Gmbh | Silicon on nothing devices and methods of formation thereof |
CN103730361B (zh) * | 2012-10-10 | 2018-02-13 | 中国科学院微电子研究所 | 半导体器件制造方法 |
CN104681606B (zh) * | 2013-11-28 | 2017-11-10 | 中芯国际集成电路制造(上海)有限公司 | 一种集成电路及其制造方法和电子装置 |
CN104752424B (zh) * | 2013-12-27 | 2019-05-17 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制造方法和电子装置 |
JP6200818B2 (ja) * | 2014-01-21 | 2017-09-20 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US9735153B2 (en) | 2014-07-14 | 2017-08-15 | Samsung Electronics Co., Ltd. | Semiconductor device having fin-type field effect transistor and method of manufacturing the same |
US9391198B2 (en) | 2014-09-11 | 2016-07-12 | Globalfoundries Inc. | Strained semiconductor trampoline |
KR20160065643A (ko) * | 2014-12-01 | 2016-06-09 | 임대영 | 다기능 센서 장치 및 그의 제조 방법 |
US10373892B2 (en) * | 2015-02-18 | 2019-08-06 | Te Connectivity Corporation | High current high power solid state relay |
DE102016119799B4 (de) * | 2016-10-18 | 2020-08-06 | Infineon Technologies Ag | Integrierte schaltung, die einen vergrabenen hohlraum enthält, und herstellungsverfahren |
FR3059150B1 (fr) | 2016-11-18 | 2019-05-10 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procede de realisation d'un transistor fet a grille debordante |
KR102510397B1 (ko) * | 2017-09-01 | 2023-03-16 | 삼성디스플레이 주식회사 | 박막 트랜지스터 및 이를 포함하는 디스플레이 장치 |
US10374060B2 (en) | 2018-01-09 | 2019-08-06 | International Business Machines Corporation | VFET bottom epitaxy formed with anchors |
US10374083B1 (en) | 2018-01-17 | 2019-08-06 | International Business Machines Corporation | Vertical fin field effect transistor with reduced gate length variations |
US10629489B2 (en) | 2018-09-24 | 2020-04-21 | International Business Machines Corporation | Approach to prevent collapse of high aspect ratio Fin structures for vertical transport Fin field effect transistor devices |
US11569229B2 (en) | 2019-04-12 | 2023-01-31 | International Business Machines Corporation | Stacked vertical transport field effect transistors with anchors |
US10790379B1 (en) | 2019-05-08 | 2020-09-29 | International Business Machines Corporation | Vertical field effect transistor with anchor |
US11094578B2 (en) * | 2019-05-22 | 2021-08-17 | Nanya Technology Corporation | Semiconductor structure and method for manufacturing the same |
US11502106B2 (en) * | 2020-02-11 | 2022-11-15 | Globalfoundries U.S. Inc. | Multi-layered substrates of semiconductor devices |
US11515158B2 (en) | 2020-03-11 | 2022-11-29 | Globalfoundries U.S. Inc. | Semiconductor structure with semiconductor-on-insulator region and method |
US11488980B2 (en) | 2020-08-26 | 2022-11-01 | Globalfoundries U.S. Inc. | Wafer with localized semiconductor on insulator regions with cavity structures |
US12027580B2 (en) | 2020-09-22 | 2024-07-02 | Globalfoundries U.S. Inc. | Semiconductor on insulator wafer with cavity structures |
US11605649B2 (en) | 2021-05-03 | 2023-03-14 | Globalfoundries U.S. Inc. | Switches in bulk substrate |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0521465A (ja) * | 1991-07-10 | 1993-01-29 | Fujitsu Ltd | 半導体装置及びその製造方法 |
US6274421B1 (en) | 1998-01-09 | 2001-08-14 | Sharp Laboratories Of America, Inc. | Method of making metal gate sub-micron MOS transistor |
JP3358544B2 (ja) * | 1998-07-01 | 2002-12-24 | 日本電気株式会社 | 電界効果型トランジスタの製造方法 |
US6368960B1 (en) | 1998-07-10 | 2002-04-09 | Sharp Laboratories Of America, Inc. | Double sidewall raised silicided source/drain CMOS transistor |
FR2791178B1 (fr) * | 1999-03-19 | 2001-11-16 | France Telecom | NOUVEAU DISPOSITIF SEMI-CONDUCTEUR COMBINANT LES AVANTAGES DES ARCHITECTURES MASSIVE ET soi, ET PROCEDE DE FABRICATION |
FR2795554B1 (fr) * | 1999-06-28 | 2003-08-22 | France Telecom | Procede de gravure laterale par trous pour fabriquer des dis positifs semi-conducteurs |
FR2795555B1 (fr) * | 1999-06-28 | 2002-12-13 | France Telecom | Procede de fabrication d'un dispositif semi-conducteur comprenant un empilement forme alternativement de couches de silicium et de couches de materiau dielectrique |
FR2799307B1 (fr) * | 1999-10-01 | 2002-02-15 | France Telecom | Dispositif semi-conducteur combinant les avantages des architectures massives et soi, procede de fabrication |
US6352899B1 (en) | 2000-02-03 | 2002-03-05 | Sharp Laboratories Of America, Inc. | Raised silicide source/drain MOS transistors having enlarged source/drain contact regions and method |
US6472266B1 (en) | 2001-06-18 | 2002-10-29 | Taiwan Semiconductor Manufacturing Company | Method to reduce bit line capacitance in cub drams |
US6486025B1 (en) | 2002-01-14 | 2002-11-26 | Taiwan Semiconductor Manufacturing Co., Ltd | Methods for forming memory cell structures |
US6501120B1 (en) | 2002-01-15 | 2002-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd | Capacitor under bitline (CUB) memory cell structure employing air gap void isolation |
-
2003
- 2003-05-20 US US10/441,674 patent/US7078298B2/en not_active Expired - Fee Related
-
2004
- 2004-05-19 JP JP2004149812A patent/JP2004349702A/ja active Pending
- 2004-05-19 KR KR1020040035489A patent/KR100576593B1/ko not_active IP Right Cessation
- 2004-05-20 TW TW093114301A patent/TWI248650B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100576593B1 (ko) | 2006-05-04 |
US20040235262A1 (en) | 2004-11-25 |
TW200501274A (en) | 2005-01-01 |
KR20040100977A (ko) | 2004-12-02 |
US7078298B2 (en) | 2006-07-18 |
JP2004349702A (ja) | 2004-12-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI248650B (en) | Silicon-on-nothing fabrication process | |
US7422946B2 (en) | Independently accessed double-gate and tri-gate transistors in same process flow | |
KR100471189B1 (ko) | 수직채널을 갖는 전계효과 트랜지스터 및 그 제조방법 | |
US7879675B2 (en) | Field effect transistor with metal source/drain regions | |
US6406962B1 (en) | Vertical trench-formed dual-gate FET device structure and method for creation | |
US7847323B2 (en) | Methods for fabricating a semiconductor structure using a mandrel and semiconductor structures formed thereby | |
JP6251604B2 (ja) | フィンfet構造を有する半導体装置及びその製造方法 | |
CN107256844B (zh) | 全衬底隔离finfet晶体管 | |
US7534686B2 (en) | Multi-structured Si-fin and method of manufacture | |
TWI621216B (zh) | 製作具有絕緣體上覆矽基材之嵌入式記憶體裝置方法 | |
US10943837B2 (en) | Device having overlapping semiconductor fins oriented in different directions | |
KR100762752B1 (ko) | 층 배열 제조방법과 이중 게이트 전계 효과 트랜지스터로 이용하기 위한 층 배열 | |
US20090239346A1 (en) | Semiconductor device with finfet and method of fabricating the same | |
KR101444045B1 (ko) | 반도체 핀 아래에 매립된 유전체 층을 형성하기 위한 방법 | |
CN1826696B (zh) | 在半导体器件中改变载流子迁移率以达到整体设计目标 | |
US7851862B2 (en) | Method and resultant structure for floating body memory on bulk wafer | |
US6900102B2 (en) | Methods of forming double gate electrodes using tunnel and trench | |
JP2004128494A (ja) | ダマシン法ゲートによるマルチ・メサ型mosfet | |
US20050009250A1 (en) | Ultra short channel field effect transistor and method of fabricating the same | |
KR100370144B1 (ko) | 반도체 소자의 이중게이트 형성 방법 | |
JP2002118264A (ja) | 半導体装置及びその製造方法 | |
JP2001093860A (ja) | 半導体装置及び半導体装置の製造方法 | |
JPH02214137A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |