TW332314B - The semiconductor device and its producing method - Google Patents

The semiconductor device and its producing method

Info

Publication number
TW332314B
TW332314B TW084103945A TW84103945A TW332314B TW 332314 B TW332314 B TW 332314B TW 084103945 A TW084103945 A TW 084103945A TW 84103945 A TW84103945 A TW 84103945A TW 332314 B TW332314 B TW 332314B
Authority
TW
Taiwan
Prior art keywords
well
conductive
type
substrate
main surface
Prior art date
Application number
TW084103945A
Other languages
English (en)
Inventor
Yasushime Ema
Kazuo Itabashi
Shinichirou Ikemasu
Junichi Mitani
Gorou Yanagida
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW332314B publication Critical patent/TW332314B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Manufacturing & Machinery (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
  • Semiconductor Memories (AREA)
TW084103945A 1994-09-22 1995-04-21 The semiconductor device and its producing method TW332314B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22840394A JP3601612B2 (ja) 1994-09-22 1994-09-22 半導体装置及びその製造方法

Publications (1)

Publication Number Publication Date
TW332314B true TW332314B (en) 1998-05-21

Family

ID=16875926

Family Applications (1)

Application Number Title Priority Date Filing Date
TW084103945A TW332314B (en) 1994-09-22 1995-04-21 The semiconductor device and its producing method

Country Status (4)

Country Link
US (2) US6309921B1 (zh)
JP (1) JP3601612B2 (zh)
KR (1) KR0149115B1 (zh)
TW (1) TW332314B (zh)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5864163A (en) * 1995-12-27 1999-01-26 United Microelectrics Corp. Fabrication of buried channel devices with shallow junction depth
JP3529549B2 (ja) 1996-05-23 2004-05-24 東芝マイクロエレクトロニクス株式会社 半導体装置の製造方法
EP0847078A4 (en) 1996-06-24 2000-10-04 Matsushita Electric Ind Co Ltd MANUFACTURING METHOD OF SEMICONDUCTOR ARRANGEMENTS
TW347558B (en) 1996-07-10 1998-12-11 Fujitsu Ltd Semiconductor device with self-aligned contact and its manufacture
JP3777000B2 (ja) 1996-12-20 2006-05-24 富士通株式会社 半導体装置とその製造方法
JP3419672B2 (ja) * 1997-12-19 2003-06-23 富士通株式会社 半導体装置及びその製造方法
US6096611A (en) * 1998-03-13 2000-08-01 Texas Instruments - Acer Incorporated Method to fabricate dual threshold CMOS circuits
JP2978467B2 (ja) 1998-03-16 1999-11-15 株式会社日立製作所 半導体集積回路装置の製造方法
US6323520B1 (en) * 1998-07-31 2001-11-27 Vlsi Technology, Inc. Method for forming channel-region doping profile for semiconductor device
JP3621303B2 (ja) 1999-08-30 2005-02-16 Ｎｅｃエレクトロニクス株式会社 半導体装置及びその製造方法
US6548874B1 (en) * 1999-10-27 2003-04-15 Texas Instruments Incorporated Higher voltage transistors for sub micron CMOS processes
US6798012B1 (en) * 1999-12-10 2004-09-28 Yueh Yale Ma Dual-bit double-polysilicon source-side injection flash EEPROM cell
US6440805B1 (en) 2000-02-29 2002-08-27 Mototrola, Inc. Method of forming a semiconductor device with isolation and well regions
US6406974B1 (en) * 2000-03-24 2002-06-18 United Microelectronics Corp. Method of forming triple N well utilizing phosphorus and boron ion implantations
US6472715B1 (en) * 2000-09-28 2002-10-29 Lsi Logic Corporation Reduced soft error rate (SER) construction for integrated circuit structures
JP4765014B2 (ja) * 2001-01-23 2011-09-07 富士電機株式会社 半導体集積回路装置およびその製造方法
JP2002222869A (ja) * 2001-01-23 2002-08-09 Fuji Electric Co Ltd 半導体集積回路装置およびその製造方法
US6348371B1 (en) * 2001-03-19 2002-02-19 Taiwan Semiconductor Manufacturing Company Method of forming self-aligned twin wells
US6664141B1 (en) 2001-08-10 2003-12-16 Lsi Logic Corporation Method of forming metal fuses in CMOS processes with copper interconnect
US6900091B2 (en) * 2002-08-14 2005-05-31 Advanced Analogic Technologies, Inc. Isolated complementary MOS devices in epi-less substrate
US7182745B2 (en) * 2003-03-25 2007-02-27 Boston Scientific Scimed, Inc. Retaining stent
US7138701B2 (en) * 2003-10-02 2006-11-21 International Business Machines Corporation Electrostatic discharge protection networks for triple well semiconductor devices
KR100604857B1 (ko) * 2004-05-27 2006-07-26 삼성전자주식회사 바이트 단위로 소거되는 이이피롬 소자 및 그 제조방법
JP2006253376A (ja) * 2005-03-10 2006-09-21 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
JP4101246B2 (ja) * 2005-03-22 2008-06-18 株式会社リコー 半導体装置の製造方法
JP5114829B2 (ja) * 2005-05-13 2013-01-09 ソニー株式会社 半導体装置およびその製造方法
KR100710194B1 (ko) * 2005-12-28 2007-04-20 동부일렉트로닉스 주식회사 고전압 반도체소자의 제조방법
KR100796500B1 (ko) 2005-12-29 2008-01-21 동부일렉트로닉스 주식회사 고전압 반도체 소자의 방법
JP5373659B2 (ja) * 2010-02-18 2013-12-18 株式会社日立製作所 電子機器
FR2975813B1 (fr) * 2011-05-24 2014-04-11 St Microelectronics Rousset Reduction du courant de programmation des matrices memoires
JP2013229442A (ja) * 2012-04-25 2013-11-07 Sharp Corp 半導体装置及びその製造方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4795716A (en) * 1987-06-19 1989-01-03 General Electric Company Method of making a power IC structure with enhancement and/or CMOS logic
JPH0752755B2 (ja) 1987-07-10 1995-06-05 株式会社東芝 半導体装置の製造方法
US5260226A (en) * 1987-07-10 1993-11-09 Kabushiki Kaisha Toshiba Semiconductor device having different impurity concentration wells
JP2845493B2 (ja) * 1988-06-24 1999-01-13 株式会社東芝 半導体装置
US5141882A (en) * 1989-04-05 1992-08-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor field effect device having channel stop and channel region formed in a well and manufacturing method therefor
US5091332A (en) * 1990-11-19 1992-02-25 Intel Corporation Semiconductor field oxidation process
JP2965783B2 (ja) * 1991-07-17 1999-10-18 三菱電機株式会社 半導体装置およびその製造方法
KR950009815B1 (ko) 1991-12-23 1995-08-28 삼성전자주식회사 트리플웰 구조를 가지는 고집적 반도체 메모리 장치
KR960012303B1 (ko) * 1992-08-18 1996-09-18 삼성전자 주식회사 불휘발성 반도체메모리장치 및 그 제조방법
US5396096A (en) * 1992-10-07 1995-03-07 Matsushita Electric Industrial Co., Ltd. Semiconductor device and manufacturing method thereof
JP3002371B2 (ja) * 1993-11-22 2000-01-24 富士通株式会社 半導体装置とその製造方法
JP2682425B2 (ja) * 1993-12-24 1997-11-26 日本電気株式会社 半導体装置の製造方法
US5416038A (en) * 1994-05-25 1995-05-16 United Microelectronics Corporation Method for producing semiconductor device with two different threshold voltages
US5622880A (en) * 1994-08-18 1997-04-22 Sun Microsystems, Inc. Method of making a low power, high performance junction transistor

Also Published As

Publication number Publication date
JP3601612B2 (ja) 2004-12-15
KR960012318A (ko) 1996-04-20
KR0149115B1 (ko) 1998-12-01
JPH0897378A (ja) 1996-04-12
US5780907A (en) 1998-07-14
US6309921B1 (en) 2001-10-30

Similar Documents

Publication Publication Date Title
TW332314B (en) The semiconductor device and its producing method
TW332334B (en) The semiconductor substrate and its producing method and semiconductor apparatus
GB0107408D0 (en) Field effect transistor structure and method of manufacture
TW353796B (en) Method and device to increase latch-up immunity in CMOS devices
EP0746033A3 (en) Improvements in or relating to semiconductor processing
EP2378546A3 (en) Vertical junction field effect transistors, and methods of producing the same
EP0730302A3 (en) Vertical switched-emitter structure with improved lateral isolation
WO2002049116A3 (en) Vertical junction field effect semiconductor diodes
TW350124B (en) Manufacturing method of semiconductor devices
TW333707B (en) The method of forming power semiconductor device with controllable integrated buffer
ES8800512A1 (es) Procedimiento para hacer un dispositivo transistor mos.
JPS5618456A (en) Substrate potential generator
EP0384396A3 (en) Bi-cmos semiconductor device having memory cells formed in isolated wells
JPS52156580A (en) Semiconductor integrated circuit device and its production
TW349251B (en) Semiconductor device and process for producing the same
TW375838B (en) Bipolar transistor with high energy implanted collector and its production method
TW334593B (en) Semiconductor device and method of manufacturing the same
TW329544B (en) Semiconductor device
EP0391479A3 (en) A method of manufacturing a bipolar transistor
JPS5346288A (en) Mis type semiconductor device
EP0232148A3 (en) Photoelectric converting device and method for producing the same
EP0766318A4 (en) SEMICONDUCTOR HAVING VERTICAL PLANAR DEVICES WITH HIGH HOLDING VOLTAGE AND METHOD FOR PRODUCING SAID SEMICONDUCTOR
TW279258B (en) Making method of electrostatic discharge circuit
TW337582B (en) Split-gate type transistor
TW260820B (en) Process of protecting B punchthrough oxide layer

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent