SG188236A1 - Semiconductor constructions; and methods for providing electrically conductive material within openings - Google Patents
Semiconductor constructions; and methods for providing electrically conductive material within openings Download PDFInfo
- Publication number
- SG188236A1 SG188236A1 SG2013012026A SG2013012026A SG188236A1 SG 188236 A1 SG188236 A1 SG 188236A1 SG 2013012026 A SG2013012026 A SG 2013012026A SG 2013012026 A SG2013012026 A SG 2013012026A SG 188236 A1 SG188236 A1 SG 188236A1
- Authority
- SG
- Singapore
- Prior art keywords
- copper
- metal
- containing material
- openings
- ruthenium
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
- H01L21/76856—After-treatment introducing at least one additional element into the layer by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemical Vapour Deposition (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/860,745 US9177917B2 (en) | 2010-08-20 | 2010-08-20 | Semiconductor constructions |
| PCT/US2011/045067 WO2012024056A2 (en) | 2010-08-20 | 2011-07-22 | Semiconductor constructions; and methods for providing electrically conductive material within openings |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG188236A1 true SG188236A1 (en) | 2013-04-30 |
Family
ID=45593412
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG2013012026A SG188236A1 (en) | 2010-08-20 | 2011-07-22 | Semiconductor constructions; and methods for providing electrically conductive material within openings |
Country Status (7)
| Country | Link |
|---|---|
| US (3) | US9177917B2 (enExample) |
| JP (1) | JP2013534370A (enExample) |
| KR (1) | KR20130044354A (enExample) |
| CN (1) | CN103081066A (enExample) |
| SG (1) | SG188236A1 (enExample) |
| TW (1) | TWI443775B (enExample) |
| WO (1) | WO2012024056A2 (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8791018B2 (en) * | 2006-12-19 | 2014-07-29 | Spansion Llc | Method of depositing copper using physical vapor deposition |
| US9177917B2 (en) | 2010-08-20 | 2015-11-03 | Micron Technology, Inc. | Semiconductor constructions |
| US8859422B2 (en) * | 2011-01-27 | 2014-10-14 | Tokyo Electron Limited | Method of forming copper wiring and method and system for forming copper film |
| JP5767570B2 (ja) * | 2011-01-27 | 2015-08-19 | 東京エレクトロン株式会社 | Cu配線の形成方法およびCu膜の成膜方法、ならびに成膜システム |
| US8530320B2 (en) * | 2011-06-08 | 2013-09-10 | International Business Machines Corporation | High-nitrogen content metal resistor and method of forming same |
| US9330939B2 (en) * | 2012-03-28 | 2016-05-03 | Applied Materials, Inc. | Method of enabling seamless cobalt gap-fill |
| JP2014033139A (ja) * | 2012-08-06 | 2014-02-20 | Ulvac Japan Ltd | デバイスの製造方法 |
| JP2014086537A (ja) * | 2012-10-23 | 2014-05-12 | Ulvac Japan Ltd | Cu層形成方法及び半導体装置の製造方法 |
| JP6227440B2 (ja) * | 2014-02-24 | 2017-11-08 | 東京エレクトロン株式会社 | 凹部にコバルトを供給する方法 |
| CN105633005A (zh) * | 2014-10-30 | 2016-06-01 | 中芯国际集成电路制造(上海)有限公司 | 铜互连结构的制作方法 |
| WO2017024540A1 (en) * | 2015-08-12 | 2017-02-16 | Acm Research (Shanghai) Inc. | Method for processing interconnection structure for minimizing barrier sidewall recess |
| KR102744268B1 (ko) * | 2017-10-14 | 2024-12-17 | 어플라이드 머티어리얼스, 인코포레이티드 | Beol 인터커넥트를 위한 고온 pvd 구리 증착을 이용한 ald 구리의 집적 |
| US10438846B2 (en) * | 2017-11-28 | 2019-10-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Physical vapor deposition process for semiconductor interconnection structures |
| WO2020018092A1 (en) * | 2018-07-18 | 2020-01-23 | Halliburton Energy Services, Inc. | Extraordinary ir-absorption in sio2 thin films with a foreign or attenuating material applied |
| CN112201618A (zh) * | 2020-09-30 | 2021-01-08 | 上海华力集成电路制造有限公司 | 一种优化衬垫层质量的方法 |
| US12183631B2 (en) * | 2021-07-02 | 2024-12-31 | Applied Materials, Inc. | Methods for copper doped hybrid metallization for line and via |
Family Cites Families (61)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3294041B2 (ja) | 1994-02-21 | 2002-06-17 | 株式会社東芝 | 半導体装置 |
| JP3337876B2 (ja) * | 1994-06-21 | 2002-10-28 | 株式会社東芝 | 半導体装置の製造方法 |
| US6090701A (en) | 1994-06-21 | 2000-07-18 | Kabushiki Kaisha Toshiba | Method for production of semiconductor device |
| JP3386889B2 (ja) | 1994-07-01 | 2003-03-17 | マツダ株式会社 | 稼動管理装置 |
| JP2985692B2 (ja) | 1994-11-16 | 1999-12-06 | 日本電気株式会社 | 半導体装置の配線構造及びその製造方法 |
| US5891803A (en) | 1996-06-26 | 1999-04-06 | Intel Corporation | Rapid reflow of conductive layers by directional sputtering for interconnections in integrated circuits |
| US6605197B1 (en) * | 1997-05-13 | 2003-08-12 | Applied Materials, Inc. | Method of sputtering copper to fill trenches and vias |
| JPH1154612A (ja) | 1997-07-30 | 1999-02-26 | Sony Corp | 半導体装置およびその製造方法 |
| KR100562215B1 (ko) | 1997-09-30 | 2006-03-22 | 지멘스 악티엔게젤샤프트 | 다단계 증착/어닐링 처리를 가진 도핑된 실리케이트 유리를 사용하여 반도체 구조물의 갭 충전을 개선시키는 방법 |
| JPH11186273A (ja) | 1997-12-19 | 1999-07-09 | Ricoh Co Ltd | 半導体装置及びその製造方法 |
| JP3815875B2 (ja) | 1997-12-24 | 2006-08-30 | 株式会社カネカ | 集積型薄膜光電変換装置の製造方法 |
| US6068785A (en) | 1998-02-10 | 2000-05-30 | Ferrofluidics Corporation | Method for manufacturing oil-based ferrofluid |
| JP3939426B2 (ja) | 1998-03-13 | 2007-07-04 | 株式会社アルバック | 銅系配線膜の加圧埋込方法 |
| JP2000150653A (ja) * | 1998-09-04 | 2000-05-30 | Seiko Epson Corp | 半導体装置の製造方法 |
| JP3892621B2 (ja) | 1999-04-19 | 2007-03-14 | 株式会社神戸製鋼所 | 配線膜の形成方法 |
| JP2001007049A (ja) | 1999-06-25 | 2001-01-12 | Hitachi Ltd | 半導体集積回路装置の製造方法およびその製造装置 |
| KR100361207B1 (ko) | 1999-12-29 | 2002-11-18 | 주식회사 하이닉스반도체 | 반도체 소자의 금속배선 형성방법 |
| US6292052B1 (en) | 2000-03-06 | 2001-09-18 | Tektronix, Inc. | Output amplifier for a discrete filter-less optical reference receiver |
| JP4005295B2 (ja) | 2000-03-31 | 2007-11-07 | 富士通株式会社 | 半導体装置の製造方法 |
| US6399512B1 (en) * | 2000-06-15 | 2002-06-04 | Cypress Semiconductor Corporation | Method of making metallization and contact structures in an integrated circuit comprising an etch stop layer |
| US6433402B1 (en) * | 2000-11-16 | 2002-08-13 | Advanced Micro Devices, Inc. | Selective copper alloy deposition |
| TW518680B (en) * | 2001-06-13 | 2003-01-21 | Matsushita Electric Industrial Co Ltd | Semiconductor device and method for fabricating the same |
| JP4555540B2 (ja) * | 2002-07-08 | 2010-10-06 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US8241701B2 (en) * | 2005-08-31 | 2012-08-14 | Lam Research Corporation | Processes and systems for engineering a barrier surface for copper deposition |
| US7074721B2 (en) * | 2003-04-03 | 2006-07-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming thick copper self-aligned dual damascene |
| DE10319135B4 (de) * | 2003-04-28 | 2006-07-27 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zum Elektroplattieren von Kupfer über einer strukturierten dielektrischen Schicht, um die Prozess-Gleichförmigkeit eines nachfolgenden CMP-Prozesses zu verbessern |
| US7192495B1 (en) * | 2003-08-29 | 2007-03-20 | Micron Technology, Inc. | Intermediate anneal for metal deposition |
| US6958291B2 (en) | 2003-09-04 | 2005-10-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect with composite barrier layers and method for fabricating the same |
| US8158532B2 (en) * | 2003-10-20 | 2012-04-17 | Novellus Systems, Inc. | Topography reduction and control by selective accelerator removal |
| US7709958B2 (en) * | 2004-06-18 | 2010-05-04 | Uri Cohen | Methods and structures for interconnect passivation |
| KR100602086B1 (ko) * | 2004-07-13 | 2006-07-19 | 동부일렉트로닉스 주식회사 | 반도체 소자의 배선 형성방법 |
| US7098128B2 (en) * | 2004-09-01 | 2006-08-29 | Micron Technology, Inc. | Method for filling electrically different features |
| JP4595464B2 (ja) | 2004-09-22 | 2010-12-08 | ソニー株式会社 | Cmos固体撮像素子の製造方法 |
| US7115985B2 (en) * | 2004-09-30 | 2006-10-03 | Agere Systems, Inc. | Reinforced bond pad for a semiconductor device |
| US7367486B2 (en) | 2004-09-30 | 2008-05-06 | Agere Systems, Inc. | System and method for forming solder joints |
| US20060240187A1 (en) * | 2005-01-27 | 2006-10-26 | Applied Materials, Inc. | Deposition of an intermediate catalytic layer on a barrier layer for copper metallization |
| JP3904578B2 (ja) * | 2005-04-08 | 2007-04-11 | シャープ株式会社 | 半導体装置の製造方法 |
| US20060251872A1 (en) * | 2005-05-05 | 2006-11-09 | Wang Jenn Y | Conductive barrier layer, especially an alloy of ruthenium and tantalum and sputter deposition thereof |
| US7749896B2 (en) * | 2005-08-23 | 2010-07-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method for forming the same |
| US7666776B2 (en) * | 2005-09-01 | 2010-02-23 | Micron Technology, Inc. | Methods of forming conductive structures |
| US7626815B2 (en) | 2005-11-14 | 2009-12-01 | Nvidia Corporation | Drive bay heat exchanger |
| US8916232B2 (en) * | 2006-08-30 | 2014-12-23 | Lam Research Corporation | Method for barrier interface preparation of copper interconnect |
| JP2008071850A (ja) | 2006-09-13 | 2008-03-27 | Sony Corp | 半導体装置の製造方法 |
| US7625815B2 (en) | 2006-10-31 | 2009-12-01 | International Business Machines Corporation | Reduced leakage interconnect structure |
| JP2008141051A (ja) | 2006-12-04 | 2008-06-19 | Ulvac Japan Ltd | 半導体装置の製造方法及び半導体装置の製造装置 |
| US20080132050A1 (en) * | 2006-12-05 | 2008-06-05 | Lavoie Adrien R | Deposition process for graded cobalt barrier layers |
| US20080296768A1 (en) | 2006-12-14 | 2008-12-04 | Chebiam Ramanan V | Copper nucleation in interconnects having ruthenium layers |
| US7786006B2 (en) * | 2007-02-26 | 2010-08-31 | Tokyo Electron Limited | Interconnect structures with a metal nitride diffusion barrier containing ruthenium and method of forming |
| US7859113B2 (en) * | 2007-02-27 | 2010-12-28 | International Business Machines Corporation | Structure including via having refractory metal collar at copper wire and dielectric layer liner-less interface and related method |
| US7858525B2 (en) * | 2007-03-30 | 2010-12-28 | Intel Corporation | Fluorine-free precursors and methods for the deposition of conformal conductive films for nanointerconnect seed and fill |
| KR101629965B1 (ko) * | 2007-04-09 | 2016-06-13 | 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 | 구리 배선용 코발트 질화물층 및 이의 제조방법 |
| JP2009016520A (ja) | 2007-07-04 | 2009-01-22 | Tokyo Electron Ltd | 半導体装置の製造方法及び半導体装置の製造装置 |
| JP5377844B2 (ja) | 2007-10-23 | 2013-12-25 | Ntn株式会社 | 固定式等速自在継手 |
| JP2009105289A (ja) | 2007-10-24 | 2009-05-14 | Tokyo Electron Ltd | Cu配線の形成方法 |
| US7799674B2 (en) * | 2008-02-19 | 2010-09-21 | Asm Japan K.K. | Ruthenium alloy film for copper interconnects |
| JP2010153487A (ja) | 2008-12-24 | 2010-07-08 | Panasonic Corp | 半導体装置及びその製造方法 |
| US7964966B2 (en) * | 2009-06-30 | 2011-06-21 | International Business Machines Corporation | Via gouged interconnect structure and method of fabricating same |
| US8232646B2 (en) * | 2010-01-21 | 2012-07-31 | International Business Machines Corporation | Interconnect structure for integrated circuits having enhanced electromigration resistance |
| US20110204518A1 (en) * | 2010-02-23 | 2011-08-25 | Globalfoundries Inc. | Scalability with reduced contact resistance |
| US9177917B2 (en) | 2010-08-20 | 2015-11-03 | Micron Technology, Inc. | Semiconductor constructions |
| US8517769B1 (en) * | 2012-03-16 | 2013-08-27 | Globalfoundries Inc. | Methods of forming copper-based conductive structures on an integrated circuit device |
-
2010
- 2010-08-20 US US12/860,745 patent/US9177917B2/en active Active
-
2011
- 2011-07-22 KR KR1020137006043A patent/KR20130044354A/ko not_active Ceased
- 2011-07-22 CN CN2011800401938A patent/CN103081066A/zh active Pending
- 2011-07-22 WO PCT/US2011/045067 patent/WO2012024056A2/en not_active Ceased
- 2011-07-22 JP JP2013524857A patent/JP2013534370A/ja active Pending
- 2011-07-22 SG SG2013012026A patent/SG188236A1/en unknown
- 2011-08-09 TW TW100128399A patent/TWI443775B/zh active
-
2015
- 2015-11-02 US US14/930,524 patent/US10121697B2/en active Active
-
2018
- 2018-08-14 US US16/103,012 patent/US10879113B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| WO2012024056A3 (en) | 2012-04-19 |
| US10121697B2 (en) | 2018-11-06 |
| TWI443775B (zh) | 2014-07-01 |
| US20180374745A1 (en) | 2018-12-27 |
| US20120043658A1 (en) | 2012-02-23 |
| JP2013534370A (ja) | 2013-09-02 |
| CN103081066A (zh) | 2013-05-01 |
| US10879113B2 (en) | 2020-12-29 |
| WO2012024056A2 (en) | 2012-02-23 |
| TW201216410A (en) | 2012-04-16 |
| US9177917B2 (en) | 2015-11-03 |
| US20160056073A1 (en) | 2016-02-25 |
| KR20130044354A (ko) | 2013-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10879113B2 (en) | Semiconductor constructions; and methods for providing electrically conductive material within openings | |
| US20220336271A1 (en) | Doped selective metal caps to improve copper electromigration with ruthenium liner | |
| US6955983B2 (en) | Methods of forming metal interconnections of semiconductor devices by treating a barrier metal layer | |
| US6410383B1 (en) | Method of forming conducting diffusion barriers | |
| US8053861B2 (en) | Diffusion barrier layers | |
| JP2020523484A (ja) | ニッケルシリサイドの抵抗値を調整するためのプロセス統合方法 | |
| US7067409B2 (en) | Plasma treatment at film layer to reduce sheet resistance and to improve via contact resistance | |
| KR20220116263A (ko) | 금속 배리어 층들의 도핑 | |
| US11587873B2 (en) | Binary metal liner layers | |
| CN104241197A (zh) | 在具有高薄层电阻的工件上的电化学沉积 | |
| US10134674B2 (en) | Structure and method for improved stabilization of cobalt cap and/or cobalt liner in interconnects | |
| JP5526189B2 (ja) | Cu膜の形成方法 | |
| US7442638B2 (en) | Method for forming a tungsten interconnect structure with enhanced sidewall coverage of the barrier layer | |
| JP4217012B2 (ja) | 半導体素子の金属配線形成方法 | |
| JP2018117065A (ja) | 金属膜の埋め込み方法 | |
| TWI683919B (zh) | Cu膜之形成方法 | |
| KR20240002965A (ko) | 복합 배리어 층들 | |
| TWI409880B (zh) | 一種用來製造半導體裝置的方法 | |
| TW396523B (en) | Method for producing seed layer | |
| US7378744B2 (en) | Plasma treatment at film layer to reduce sheet resistance and to improve via contact resistance | |
| KR20020006561A (ko) | 반도체 소자의 배리어막 형성 방법 | |
| JP2001156023A (ja) | 半導体装置の製造方法 |