SG11201402630XA - Method for manufacturing soi wafer - Google Patents
Method for manufacturing soi waferInfo
- Publication number
- SG11201402630XA SG11201402630XA SG11201402630XA SG11201402630XA SG11201402630XA SG 11201402630X A SG11201402630X A SG 11201402630XA SG 11201402630X A SG11201402630X A SG 11201402630XA SG 11201402630X A SG11201402630X A SG 11201402630XA SG 11201402630X A SG11201402630X A SG 11201402630XA
- Authority
- SG
- Singapore
- Prior art keywords
- soi wafer
- manufacturing soi
- manufacturing
- wafer
- soi
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68764—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a movable susceptor, stage or support, others than those only rotating on their own vertical axis, e.g. susceptors on a rotating caroussel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68771—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by supporting more than one semiconductor substrate
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Element Separation (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011274999A JP5927894B2 (ja) | 2011-12-15 | 2011-12-15 | Soiウェーハの製造方法 |
PCT/JP2012/007267 WO2013088636A1 (ja) | 2011-12-15 | 2012-11-13 | Soiウェーハの製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201402630XA true SG11201402630XA (en) | 2014-09-26 |
Family
ID=48612117
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201402630XA SG11201402630XA (en) | 2011-12-15 | 2012-11-13 | Method for manufacturing soi wafer |
Country Status (6)
Country | Link |
---|---|
US (1) | US9240344B2 (ja) |
EP (1) | EP2793250B1 (ja) |
JP (1) | JP5927894B2 (ja) |
KR (1) | KR101873203B1 (ja) |
SG (1) | SG11201402630XA (ja) |
WO (1) | WO2013088636A1 (ja) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3007891B1 (fr) * | 2013-06-28 | 2016-11-25 | Soitec Silicon On Insulator | Procede de fabrication d'une structure composite |
JP6090184B2 (ja) | 2014-01-27 | 2017-03-08 | 信越半導体株式会社 | 半導体ウェーハの洗浄槽及び貼り合わせウェーハの製造方法 |
JP6107709B2 (ja) * | 2014-03-10 | 2017-04-05 | 信越半導体株式会社 | 貼り合わせsoiウェーハの製造方法 |
JP6036732B2 (ja) * | 2014-03-18 | 2016-11-30 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
JP6086105B2 (ja) | 2014-09-24 | 2017-03-01 | 信越半導体株式会社 | Soiウェーハの製造方法 |
US20180175008A1 (en) | 2015-01-09 | 2018-06-21 | Silicon Genesis Corporation | Three dimensional integrated circuit |
US10573627B2 (en) * | 2015-01-09 | 2020-02-25 | Silicon Genesis Corporation | Three dimensional integrated circuit |
FR3034565B1 (fr) * | 2015-03-30 | 2017-03-31 | Soitec Silicon On Insulator | Procede de fabrication d'une structure presentant une couche dielectrique enterree d'epaisseur uniforme |
FR3058561B1 (fr) * | 2016-11-04 | 2018-11-02 | Soitec | Procede de fabrication d'un element semi-conducteur comprenant un substrat hautement resistif |
JP6686962B2 (ja) * | 2017-04-25 | 2020-04-22 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
JP6747386B2 (ja) | 2017-06-23 | 2020-08-26 | 信越半導体株式会社 | Soiウェーハの製造方法 |
KR102578576B1 (ko) * | 2017-12-01 | 2023-09-15 | 실리콘 제너시스 코포레이션 | 3차원 집적 회로 |
FR3099291A1 (fr) * | 2019-07-23 | 2021-01-29 | Soitec | procédé de préparation d’une couche mince, incluant une séquence d’étapes pour ameliorer l’uniformité d’epaisseur de ladite couche mince |
JP6864145B1 (ja) * | 2020-09-07 | 2021-04-28 | 信越半導体株式会社 | ウェーハの表面形状調整方法 |
US11410984B1 (en) * | 2021-10-08 | 2022-08-09 | Silicon Genesis Corporation | Three dimensional integrated circuit with lateral connection layer |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6254089A (ja) * | 1985-09-02 | 1987-03-09 | Hitachi Ltd | ウエハ自公転機構 |
FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
JPH11307472A (ja) | 1998-04-23 | 1999-11-05 | Shin Etsu Handotai Co Ltd | 水素イオン剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ |
JP2000124092A (ja) | 1998-10-16 | 2000-04-28 | Shin Etsu Handotai Co Ltd | 水素イオン注入剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ |
FR2797714B1 (fr) | 1999-08-20 | 2001-10-26 | Soitec Silicon On Insulator | Procede de traitement de substrats pour la microelectronique et substrats obtenus par ce procede |
CN100454552C (zh) | 2001-07-17 | 2009-01-21 | 信越半导体株式会社 | 贴合晶片的制造方法及贴合晶片、以及贴合soi晶片 |
JP2006324051A (ja) * | 2005-05-17 | 2006-11-30 | Nissin Ion Equipment Co Ltd | 荷電粒子ビーム照射方法および装置 |
JP4795755B2 (ja) * | 2005-08-25 | 2011-10-19 | 株式会社日立ハイテクノロジーズ | 半導体基板の製造装置 |
JP2007242972A (ja) * | 2006-03-09 | 2007-09-20 | Shin Etsu Handotai Co Ltd | Soiウェーハの製造方法 |
JP5020547B2 (ja) | 2006-06-02 | 2012-09-05 | 株式会社Sen | ビーム処理装置及びビーム処理方法 |
JP4961218B2 (ja) | 2007-01-18 | 2012-06-27 | 株式会社日立国際電気 | 基板処理装置および半導体装置の製造方法 |
JP5272329B2 (ja) * | 2007-05-22 | 2013-08-28 | 信越半導体株式会社 | Soiウエーハの製造方法 |
JP5183969B2 (ja) * | 2007-05-29 | 2013-04-17 | 信越半導体株式会社 | Soiウェーハのシリコン酸化膜形成方法 |
JP5135935B2 (ja) * | 2007-07-27 | 2013-02-06 | 信越半導体株式会社 | 貼り合わせウエーハの製造方法 |
US20090166564A1 (en) * | 2007-12-31 | 2009-07-02 | Moser Benjamin G | Methods for monitoring implanter performance |
JP5766901B2 (ja) * | 2008-11-28 | 2015-08-19 | 株式会社Sumco | 貼り合わせウェーハの製造方法 |
JP5310004B2 (ja) * | 2009-01-07 | 2013-10-09 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
JP5583391B2 (ja) | 2009-12-01 | 2014-09-03 | 株式会社三井ハイテック | 固定子積層鉄心 |
JP5521561B2 (ja) * | 2010-01-12 | 2014-06-18 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
JP2011228650A (ja) * | 2010-03-31 | 2011-11-10 | Semiconductor Energy Lab Co Ltd | 半導体基板の作製方法及び半導体装置の作製方法 |
JP5802436B2 (ja) | 2011-05-30 | 2015-10-28 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
-
2011
- 2011-12-15 JP JP2011274999A patent/JP5927894B2/ja active Active
-
2012
- 2012-11-13 SG SG11201402630XA patent/SG11201402630XA/en unknown
- 2012-11-13 WO PCT/JP2012/007267 patent/WO2013088636A1/ja active Application Filing
- 2012-11-13 US US14/360,545 patent/US9240344B2/en active Active
- 2012-11-13 EP EP12858247.5A patent/EP2793250B1/en active Active
- 2012-11-13 KR KR1020147016030A patent/KR101873203B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20140104429A (ko) | 2014-08-28 |
US20140329372A1 (en) | 2014-11-06 |
EP2793250A1 (en) | 2014-10-22 |
KR101873203B1 (ko) | 2018-07-03 |
US9240344B2 (en) | 2016-01-19 |
JP2013125909A (ja) | 2013-06-24 |
EP2793250B1 (en) | 2016-12-28 |
EP2793250A4 (en) | 2015-07-22 |
WO2013088636A1 (ja) | 2013-06-20 |
JP5927894B2 (ja) | 2016-06-01 |
CN103988284A (zh) | 2014-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG11201402630XA (en) | Method for manufacturing soi wafer | |
TWI562366B (en) | Manufacturing method of semiconductor device | |
EP2770525A4 (en) | METHOD FOR MANUFACTURING TRANSPARENT SILICON SLAB ON INSULATION | |
EP2736067A4 (en) | MANUFACTURING METHOD FOR SEMICONDUCTOR COMPONENT | |
EP2782120A4 (en) | ETCHING METHOD | |
EP2790225A4 (en) | MANUFACTURING METHOD FOR SEMICONDUCTOR COMPONENT | |
EP2808889A4 (en) | METHOD FOR MANUFACTURING SILICON WAFER ON BONDED INSULATION | |
EP2402983A4 (en) | METHOD FOR MANUFACTURING SELF TRENCH | |
EP2532022A4 (en) | METHOD FOR PRODUCING A GALLIUM NITRIDE WAFER | |
SG11201502119TA (en) | Method for manufacturing soi wafer | |
EP2757574A4 (en) | METHOD FOR MANUFACTURING COMPOSITE PLATEBOARD | |
EP2728612A4 (en) | METHOD FOR PRODUCING A SEMICONDUCTOR DEVICE | |
SG11201406661YA (en) | Method for manufacturing bonded wafer | |
EP2693202A4 (en) | METHOD OF MANUFACTURING A DEVICE FOR REINFORCING AN OPTICAL ELECTRICAL FIELD | |
EP2787526A4 (en) | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | |
EP2682217A4 (en) | METHOD FOR MANUFACTURING SLIDING ELEMENT | |
EP2717294A4 (en) | METHOD FOR MANUFACTURING BONDED WAFER, AND SILICON WAFER ON BOUND INSULATOR (SOI) | |
EP2708529A4 (en) | PROCESS FOR PRODUCING PARTICLES | |
EP2685488A4 (en) | METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT | |
EP2754508A4 (en) | METHOD FOR PRODUCING A SEAMLESS METAL TUBE | |
SG11201501873QA (en) | Method for manufacturing soi wafer | |
EP2684213A4 (en) | METHOD FOR PRODUCING BASIC CONTACT HOLES FOR WAFER | |
EP2763517A4 (en) | Substrate Preparation Process | |
EP2672508A4 (en) | METHOD FOR MANUFACTURING SILICON WAFER ON INSULATION (SOI) | |
SG11201401263PA (en) | Method for manufacturing single-crystal silicon |