KR970067800A - 반도체장치 - Google Patents
반도체장치 Download PDFInfo
- Publication number
- KR970067800A KR970067800A KR1019960038854A KR19960038854A KR970067800A KR 970067800 A KR970067800 A KR 970067800A KR 1019960038854 A KR1019960038854 A KR 1019960038854A KR 19960038854 A KR19960038854 A KR 19960038854A KR 970067800 A KR970067800 A KR 970067800A
- Authority
- KR
- South Korea
- Prior art keywords
- electrode
- electrode portions
- main surface
- thickness
- portions
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 21
- 238000002844 melting Methods 0.000 claims abstract 5
- 230000008018 melting Effects 0.000 claims abstract 5
- 238000000034 method Methods 0.000 claims abstract 2
- 239000011347 resin Substances 0.000 claims 5
- 229920005989 resin Polymers 0.000 claims 5
- 239000004020 conductor Substances 0.000 claims 4
- 239000000463 material Substances 0.000 claims 4
- 239000000758 substrate Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Die Bonding (AREA)
Abstract
반도체칩을 플립 칩 방식으로 실장하는 반도체장치에 관한 것으로, 반도체칩과 실장기판 사이에 형성되는 전기적 접속수단의 피로수명의 향상을 도모하기 위해, LSI칩1의 이면에 각각이 범프전극2 및 랜드전극3으로 이루어지는 여러개의 돌기 전극부20이 마련되고, 범프전극2가 제1의 두께를 갖는 대략 구형상으로 이루어지고, 제2의 두께를 갖는 대략 구형상의 여러개의 접속단자5가 랜드2전극3중 대응하는 랜드전극3에 가열용융에 의해 집적 접속되며, 여러개의 접속패턴6이 LSI칩1에 비해서 평면형상의 면적이 큰 배선판7이 상면에 형성되고, 배선기판7의 하면에는 각각 접속패턴8 및 외부전극9로 이루어지는 여러개의 외부전극부30이 마련되고, 외부전극9가 제3의 두께를 갖는 대략 구형상으로 이루어지고, 여러개의 접속패턴6이 접속단자5중 대응하는 접속단자5에 가열용융에 의해 집적 접속되는 구성으로 되어 있다, 이러한 구성으로 하는 것에 의해, 여러개의 외부전극부 형성시의 설계자유도가 향상하여 위하는 실장기판상에 배치할 수 있으며, 여러개의 돌기전극부의 열피로를 억제하여 장치의 신뢰성을 향상시킬 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
도 1은 본 발명의 실시예1의 제1의 형태의 반도체장치의 구성을 도시한 단면도
Claims (10)
- 제1 및 제2의 주면을 갖고, 제1의 두께를 갖고 제2의 주면에 형성된 여러개의 돌기전극부를 포함하는 반도체칩, 각각 제2의 두께를 갖고 상기 여러개의 돌기전극부 중 대응하는 돌기전극부에 직접 접속되는 여러개의 접속단자, 상기 여러개의 돌기전극부를 포함하는 상기 반도체칩의 제2의 주면상을 피복하도록 형성된 수지 및 제1 및 제2의 주면을 갖고 상기 제1의 주면에 형성된 여러개의 전극 영역과 제3의 두께를 갖고 상기 제2의 주면에 형성된 여러개의 외부전극부를 각각 포함하는 접속판을 구비하고, 상기 여러개의 전극영역은 각각 상기 여러개의 외부전극부 중 대응하는 외부전극부에 전기적으로 접속되고 또한 각각 상기 여러개의 접속단자 중 대응하는 접속단자에 직접 접속되는 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 수지는 상기 반도체칩 전체를 더 피복하도록 형성되는것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 접속판은 상기 반도체칩보다 큰 평면형상을 갖고, 상기 외부전극부의 인접하는 전극부 사이의 간격은 상기 돌기전극부의 인접하는 전극부 사이의 간격보다 넓은 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 상기 접속판은 상기 반도체칩과 동일한 평면형상을 갖고, 상기 외부전극부의 인접하는 전극부 사이의 간격은 상기 돌기전극부의 인접하는 전극부 사이의 간격과 동일한 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 상기 돌기전극부는 각각 상기 수지의 계면에 형성된 평탄한 도체페턴을 그의 선단영역에 갖고, 상기 돌기전극부의 상기 도체페턴은 상기 접속단자 중 대응하는 접속단자에 직접 접속되어 있는 것을 특징으로 하는 반도체 장치.
- 제5항에 있어서, 상기 전극영역은 각각 제2의 도체패턴을 포함하고, 상기 외부전극부는 각각 상기 접속판의 제2의 주면의 접속영역에 직접 접속된 제3의 도체패턴을 포함하는 것을 특징으로 하는 반도체 장치.
- 제5항에 있어서, 상기 수지는 상기 접속단자 및 상기 전극영역을 포함하는 상기 접속판의 제1의 주면상에 또 형성되는 반도체 장치.
- 제3항에 있어서, 상기 돌기전극부, 상기 접속단자 및 상기 외부전극부의 주면부의 융점을 각각 T1, T2 및T3으로 설정했을 때, T1>T2≥T3의 관계를 만족하는 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 상기 돌기전극부의 주요부는 융점T1을 갖는 제1의 제료로 구성되고, 상기 외부 전극부의 주요부는 융점T2(T2<T1)을 갖는 제2의 재료로 구성되고, 상기 접속단자는 각각 상기 제1의 재료로 이루어지는 제1 영역과 상기 제2의 재료로 이루어지는 제2의 영역으로 이루어지고, 상기 접속단자의 상기 제1 영역이 상기 돌기전극부중 대응하는 돌기전극부와 직접 접속되어 있는 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 제1 및 제2의 주면을 갖고, 상기 제1의 두께를 갖고 상기 제2의 주면에 형성된 여러개의 제2 돌기전극부를 포함하는 제2의 반도체칩, 각각 상기 제2의 두께를 갖고 여러개의 제2 돌기전극부중 대응하는 돌기전극부에 직접 접속되어 있는 여러개의 제2 접속단자 및 상기 여러개의 제2 돌기전극부를 포함하는 상기 제2 반도체칩의 제2의 주면상을 피복하도록 형성된 제2의 수지를 더 구비하고, 상기 접속판은 제1의 주면에 형상된 여러개의 제2 전극영역과 상기 제3의 두께를 갖고 상기 제2의 주면에 형성된 여러개의 제2 외부전극부를 더 포함하고, 상기 여러개의 제2 전극영역은 각각 상기 여러개의 제2 외부전극부중 대응하는 제2 외부전극부에 전기적으로 접속되고 또한 상기 여러개의 제2 접속단자중 대응하는 제2 접속단자에 직접 접속되는 것을 특징으로 하는 반도체 장치.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP07221596A JP3863213B2 (ja) | 1996-03-27 | 1996-03-27 | 半導体装置 |
JP96-72215 | 1996-03-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970067800A true KR970067800A (ko) | 1997-10-13 |
KR100194746B1 KR100194746B1 (ko) | 1999-06-15 |
Family
ID=13482810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960038854A KR100194746B1 (ko) | 1996-03-27 | 1996-09-09 | 반도체장치 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5666008A (ko) |
JP (1) | JP3863213B2 (ko) |
KR (1) | KR100194746B1 (ko) |
CN (1) | CN1128475C (ko) |
DE (1) | DE19644297A1 (ko) |
TW (1) | TW362264B (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980070331A (ko) * | 1997-01-02 | 1998-10-26 | 추후보충 | 집적 회로 칩 패키지용 외팔보 볼 접속부 |
KR20000017577A (ko) * | 1998-08-27 | 2000-03-25 | 어드밴티스트 코포레이션 | 고성능 집적 회로칩 패키지 |
Families Citing this family (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5661082A (en) * | 1995-01-20 | 1997-08-26 | Motorola, Inc. | Process for forming a semiconductor device having a bond pad |
SG45122A1 (en) * | 1995-10-28 | 1998-01-16 | Inst Of Microelectronics | Low cost and highly reliable chip-sized package |
US6376921B1 (en) | 1995-11-08 | 2002-04-23 | Fujitsu Limited | Semiconductor device, method for fabricating the semiconductor device, lead frame and method for producing the lead frame |
US6072239A (en) * | 1995-11-08 | 2000-06-06 | Fujitsu Limited | Device having resin package with projections |
US6159770A (en) * | 1995-11-08 | 2000-12-12 | Fujitsu Limited | Method and apparatus for fabricating semiconductor device |
US6329711B1 (en) | 1995-11-08 | 2001-12-11 | Fujitsu Limited | Semiconductor device and mounting structure |
JP3081559B2 (ja) * | 1997-06-04 | 2000-08-28 | ニッコー株式会社 | ボールグリッドアレイ型半導体装置およびその製造方法ならびに電子装置 |
US6407461B1 (en) * | 1997-06-27 | 2002-06-18 | International Business Machines Corporation | Injection molded integrated circuit chip assembly |
SG71734A1 (en) * | 1997-11-21 | 2000-04-18 | Inst Materials Research & Eng | Area array stud bump flip chip and assembly process |
US20070102827A1 (en) * | 1997-12-08 | 2007-05-10 | 3M Innovative Properties Company | Solvent Assisted Burnishing of Pre-Underfilled Solder-Bumped Wafers for Flipchip Bonding |
US6303408B1 (en) * | 1998-02-03 | 2001-10-16 | Tessera, Inc. | Microelectronic assemblies with composite conductive elements |
JPH11312749A (ja) * | 1998-02-25 | 1999-11-09 | Fujitsu Ltd | 半導体装置及びその製造方法及びリードフレームの製造方法 |
SG75841A1 (en) | 1998-05-02 | 2000-10-24 | Eriston Invest Pte Ltd | Flip chip assembly with via interconnection |
US6406939B1 (en) | 1998-05-02 | 2002-06-18 | Charles W. C. Lin | Flip chip assembly with via interconnection |
TW396462B (en) | 1998-12-17 | 2000-07-01 | Eriston Technologies Pte Ltd | Bumpless flip chip assembly with solder via |
SG78324A1 (en) | 1998-12-17 | 2001-02-20 | Eriston Technologies Pte Ltd | Bumpless flip chip assembly with strips-in-via and plating |
TW444236B (en) | 1998-12-17 | 2001-07-01 | Charles Wen Chyang Lin | Bumpless flip chip assembly with strips and via-fill |
US6111761A (en) * | 1999-08-23 | 2000-08-29 | Motorola, Inc. | Electronic assembly |
US6551861B1 (en) | 2000-08-22 | 2003-04-22 | Charles W. C. Lin | Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive |
US6562657B1 (en) | 2000-08-22 | 2003-05-13 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint |
US6350633B1 (en) | 2000-08-22 | 2002-02-26 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint |
US6402970B1 (en) | 2000-08-22 | 2002-06-11 | Charles W. C. Lin | Method of making a support circuit for a semiconductor chip assembly |
US6403460B1 (en) | 2000-08-22 | 2002-06-11 | Charles W. C. Lin | Method of making a semiconductor chip assembly |
US6562709B1 (en) | 2000-08-22 | 2003-05-13 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint |
US6436734B1 (en) | 2000-08-22 | 2002-08-20 | Charles W. C. Lin | Method of making a support circuit for a semiconductor chip assembly |
US6660626B1 (en) | 2000-08-22 | 2003-12-09 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint |
US6350632B1 (en) | 2000-09-20 | 2002-02-26 | Charles W. C. Lin | Semiconductor chip assembly with ball bond connection joint |
US6511865B1 (en) | 2000-09-20 | 2003-01-28 | Charles W. C. Lin | Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly |
US6350386B1 (en) | 2000-09-20 | 2002-02-26 | Charles W. C. Lin | Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly |
US6544813B1 (en) | 2000-10-02 | 2003-04-08 | Charles W. C. Lin | Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment |
US6448108B1 (en) | 2000-10-02 | 2002-09-10 | Charles W. C. Lin | Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment |
US7262082B1 (en) | 2000-10-13 | 2007-08-28 | Bridge Semiconductor Corporation | Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture |
US6576493B1 (en) | 2000-10-13 | 2003-06-10 | Bridge Semiconductor Corporation | Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps |
US6440835B1 (en) | 2000-10-13 | 2002-08-27 | Charles W. C. Lin | Method of connecting a conductive trace to a semiconductor chip |
US7132741B1 (en) | 2000-10-13 | 2006-11-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with carved bumped terminal |
US6908788B1 (en) | 2000-10-13 | 2005-06-21 | Bridge Semiconductor Corporation | Method of connecting a conductive trace to a semiconductor chip using a metal base |
US7129575B1 (en) | 2000-10-13 | 2006-10-31 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped metal pillar |
US6548393B1 (en) | 2000-10-13 | 2003-04-15 | Charles W. C. Lin | Semiconductor chip assembly with hardened connection joint |
US6872591B1 (en) | 2000-10-13 | 2005-03-29 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a conductive trace and a substrate |
US6673710B1 (en) | 2000-10-13 | 2004-01-06 | Bridge Semiconductor Corporation | Method of connecting a conductive trace and an insulative base to a semiconductor chip |
US7264991B1 (en) | 2000-10-13 | 2007-09-04 | Bridge Semiconductor Corporation | Method of connecting a conductive trace to a semiconductor chip using conductive adhesive |
US7190080B1 (en) | 2000-10-13 | 2007-03-13 | Bridge Semiconductor Corporation | Semiconductor chip assembly with embedded metal pillar |
US6740576B1 (en) | 2000-10-13 | 2004-05-25 | Bridge Semiconductor Corporation | Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly |
US6876072B1 (en) | 2000-10-13 | 2005-04-05 | Bridge Semiconductor Corporation | Semiconductor chip assembly with chip in substrate cavity |
US7009297B1 (en) | 2000-10-13 | 2006-03-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with embedded metal particle |
US7319265B1 (en) | 2000-10-13 | 2008-01-15 | Bridge Semiconductor Corporation | Semiconductor chip assembly with precision-formed metal pillar |
US7071089B1 (en) | 2000-10-13 | 2006-07-04 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a carved bumped terminal |
US6667229B1 (en) | 2000-10-13 | 2003-12-23 | Bridge Semiconductor Corporation | Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip |
US7414319B2 (en) | 2000-10-13 | 2008-08-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with metal containment wall and solder terminal |
US6949408B1 (en) | 2000-10-13 | 2005-09-27 | Bridge Semiconductor Corporation | Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps |
US7094676B1 (en) | 2000-10-13 | 2006-08-22 | Bridge Semiconductor Corporation | Semiconductor chip assembly with embedded metal pillar |
US6576539B1 (en) | 2000-10-13 | 2003-06-10 | Charles W.C. Lin | Semiconductor chip assembly with interlocked conductive trace |
US6984576B1 (en) | 2000-10-13 | 2006-01-10 | Bridge Semiconductor Corporation | Method of connecting an additively and subtractively formed conductive trace and an insulative base to a semiconductor chip |
US7129113B1 (en) | 2000-10-13 | 2006-10-31 | Bridge Semiconductor Corporation | Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture |
US7075186B1 (en) | 2000-10-13 | 2006-07-11 | Bridge Semiconductor Corporation | Semiconductor chip assembly with interlocked contact terminal |
US6699780B1 (en) | 2000-10-13 | 2004-03-02 | Bridge Semiconductor Corporation | Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching |
US6492252B1 (en) | 2000-10-13 | 2002-12-10 | Bridge Semiconductor Corporation | Method of connecting a bumped conductive trace to a semiconductor chip |
US6537851B1 (en) | 2000-10-13 | 2003-03-25 | Bridge Semiconductor Corporation | Method of connecting a bumped compliant conductive trace to a semiconductor chip |
KR20020029990A (ko) * | 2000-10-16 | 2002-04-22 | 윤종용 | 실장리드가 구비된 기판을 포함하는 반도체 패키지 및 그제조방법 |
US6444489B1 (en) | 2000-12-15 | 2002-09-03 | Charles W. C. Lin | Semiconductor chip assembly with bumped molded substrate |
US6653170B1 (en) | 2001-02-06 | 2003-11-25 | Charles W. C. Lin | Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit |
US20030054583A1 (en) * | 2001-09-20 | 2003-03-20 | Eastman Kodak Company | Method for producing an image sensor assembly |
JP2003100801A (ja) * | 2001-09-25 | 2003-04-04 | Mitsubishi Electric Corp | 半導体装置 |
DE10213296B9 (de) * | 2002-03-25 | 2007-04-19 | Infineon Technologies Ag | Elektronisches Bauteil mit einem Halbleiterchip, Verfahren zu seiner Herstellung und Verfahren zur Herstellung eines Nutzens |
US6819001B2 (en) * | 2003-03-14 | 2004-11-16 | General Electric Company | Interposer, interposer package and device assembly employing the same |
US20050013557A1 (en) * | 2003-07-14 | 2005-01-20 | Daoqiang Lu | Optical packages and methods for controlling a standoff height in optical packages |
US7993983B1 (en) | 2003-11-17 | 2011-08-09 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with chip and encapsulant grinding |
US7538415B1 (en) | 2003-11-20 | 2009-05-26 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped terminal, filler and insulative base |
US7425759B1 (en) | 2003-11-20 | 2008-09-16 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped terminal and filler |
US7446419B1 (en) | 2004-11-10 | 2008-11-04 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar of stacked metal balls |
US7268421B1 (en) | 2004-11-10 | 2007-09-11 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond |
US7750483B1 (en) | 2004-11-10 | 2010-07-06 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal |
JP2007149851A (ja) * | 2005-11-25 | 2007-06-14 | Sony Computer Entertainment Inc | 配線基板、電子部品実装構造、および電子部品実装方法 |
US20080061433A1 (en) * | 2006-09-11 | 2008-03-13 | Arquisal Rodel B | Methods and substrates to connect an electrical member to a substrate to form a bonded structure |
US7494843B1 (en) | 2006-12-26 | 2009-02-24 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding |
US7811863B1 (en) | 2006-10-26 | 2010-10-12 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment |
KR100969441B1 (ko) * | 2008-06-05 | 2010-07-14 | 삼성전기주식회사 | 반도체칩이 실장된 인쇄회로기판 및 그 제조방법 |
TW201011878A (en) * | 2008-09-03 | 2010-03-16 | Phoenix Prec Technology Corp | Package structure having substrate and fabrication thereof |
CN103878462A (zh) * | 2012-12-20 | 2014-06-25 | 浙江大学 | 使用小焊块取代焊锡片的焊接方式 |
US10522505B2 (en) * | 2017-04-06 | 2019-12-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
JP6861358B2 (ja) * | 2017-06-09 | 2021-04-21 | パナソニックIpマネジメント株式会社 | 触力覚センサ、触力覚センサの製造方法および触力覚センサを用いた検知方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3380155A (en) * | 1965-05-12 | 1968-04-30 | Sprague Electric Co | Production of contact pads for semiconductors |
US4871921A (en) * | 1988-08-09 | 1989-10-03 | Honeywell Inc. | Detector array assembly having bonding means joining first and second surfaces except where detectors are disposed |
JP3150351B2 (ja) * | 1991-02-15 | 2001-03-26 | 株式会社東芝 | 電子装置及びその製造方法 |
KR940001149B1 (ko) * | 1991-04-16 | 1994-02-14 | 삼성전자 주식회사 | 반도체 장치의 칩 본딩 방법 |
JP2523250B2 (ja) * | 1991-08-16 | 1996-08-07 | インターナショナル・ビジネス・マシーンズ・コーポレイション | ジシアネ―トの混合物を含む組成物 |
JPH06112463A (ja) * | 1992-09-25 | 1994-04-22 | Mitsubishi Electric Corp | 半導体装置及びその実装方法 |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
JP3057130B2 (ja) * | 1993-02-18 | 2000-06-26 | 三菱電機株式会社 | 樹脂封止型半導体パッケージおよびその製造方法 |
JP3258764B2 (ja) * | 1993-06-01 | 2002-02-18 | 三菱電機株式会社 | 樹脂封止型半導体装置の製造方法ならびに外部引出用電極およびその製造方法 |
-
1996
- 1996-03-27 JP JP07221596A patent/JP3863213B2/ja not_active Expired - Lifetime
- 1996-09-03 TW TW085110710A patent/TW362264B/zh not_active IP Right Cessation
- 1996-09-06 US US08/708,559 patent/US5666008A/en not_active Expired - Lifetime
- 1996-09-09 KR KR1019960038854A patent/KR100194746B1/ko not_active IP Right Cessation
- 1996-10-24 DE DE19644297A patent/DE19644297A1/de not_active Withdrawn
- 1996-11-20 CN CN96121720A patent/CN1128475C/zh not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980070331A (ko) * | 1997-01-02 | 1998-10-26 | 추후보충 | 집적 회로 칩 패키지용 외팔보 볼 접속부 |
KR20000017577A (ko) * | 1998-08-27 | 2000-03-25 | 어드밴티스트 코포레이션 | 고성능 집적 회로칩 패키지 |
Also Published As
Publication number | Publication date |
---|---|
TW362264B (en) | 1999-06-21 |
KR100194746B1 (ko) | 1999-06-15 |
JPH09260437A (ja) | 1997-10-03 |
CN1128475C (zh) | 2003-11-19 |
JP3863213B2 (ja) | 2006-12-27 |
US5666008A (en) | 1997-09-09 |
CN1160932A (zh) | 1997-10-01 |
DE19644297A1 (de) | 1997-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970067800A (ko) | 반도체장치 | |
JPH08172143A (ja) | プリント配線板とこれを用いた電子装置 | |
KR940022755A (ko) | 반도체 장치 및 그 제조방법과 반도체장치용 리드프레임(Lead frame) | |
GB2344463A (en) | Mounting a ball grid array device on a printed circuit board | |
KR970067799A (ko) | 반도체장치 | |
KR980006184A (ko) | 반도체 집적회로장치 | |
EP0715353B1 (en) | Board for a semiconductor chip | |
JPH04335555A (ja) | 半導体装置用パッケージ | |
JPH08274228A (ja) | 半導体搭載基板、電力用半導体装置及び電子回路装置 | |
EP0942635B1 (en) | A power semiconductor device for "flip-chip" connections | |
KR100246360B1 (ko) | 마이크로 비지에이 패키지 | |
US6630839B1 (en) | Contactor, a method of manufacturing the contactor and a device and method of testing electronic component using the contactor | |
CN112117196B (zh) | 安装构造 | |
KR960019683A (ko) | 반도체 장치 | |
KR200278989Y1 (ko) | 집적화된 실리콘 콘택터의 링타입 콘택터 패드 | |
WO2023149107A1 (ja) | 半導体装置 | |
US5995371A (en) | Integrated dielectric substrate | |
JPH10256695A (ja) | 電気部品接続構造及びランドパターン構造 | |
JP2002198467A (ja) | 半導体装置 | |
JP3275647B2 (ja) | 半導体装置及びその製造方法並びにその実装構造 | |
JP2000156430A (ja) | 半導体装置 | |
KR101925315B1 (ko) | 라이트 유닛 및 이를 포함하는 발광 모듈 | |
KR19990075853A (ko) | 파워모듈용 기판 | |
KR19980021720A (ko) | 절연 금속 기판을 갖는 파워 트랜지스터 패키지 | |
JPS63246858A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120119 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20130118 Year of fee payment: 15 |
|
LAPS | Lapse due to unpaid annual fee |