KR960002629A - 반도체 장치의 제조 방법 및 처리액 - Google Patents

반도체 장치의 제조 방법 및 처리액 Download PDF

Info

Publication number
KR960002629A
KR960002629A KR1019950015969A KR19950015969A KR960002629A KR 960002629 A KR960002629 A KR 960002629A KR 1019950015969 A KR1019950015969 A KR 1019950015969A KR 19950015969 A KR19950015969 A KR 19950015969A KR 960002629 A KR960002629 A KR 960002629A
Authority
KR
South Korea
Prior art keywords
layer
contact holes
treatment liquid
bpsg layer
etching
Prior art date
Application number
KR1019950015969A
Other languages
English (en)
Other versions
KR100338484B1 (ko
Inventor
히데또 고또
마쯔아루 우쯔기
Original Assignee
윌리엄 이. 힐러
텍사스 인스트루먼츠 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윌리엄 이. 힐러, 텍사스 인스트루먼츠 인코포레이티드 filed Critical 윌리엄 이. 힐러
Publication of KR960002629A publication Critical patent/KR960002629A/ko
Application granted granted Critical
Publication of KR100338484B1 publication Critical patent/KR100338484B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
    • H01L21/02063—Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/906—Cleaning of wafer as interim step

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Weting (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)

Abstract

MLR(multilayer resist;3)은 실리콘 웨이퍼(1)의 상부 위의 BPSG 층(2)상에서 형성되어, BPSG 층(2) 상에 접촉 홀(2a)을 형성하기 위해 에칭 가스(8)을 사용하여 건식 에칭된다. 그 후에, 접촉 홀(2a)의 측벽들 및 BPSG 층(2)의 표면에 부착한 폴리머 잔여물(9a 및 9b)들은 0.04-0.12wt%의 플루오르화 수소를 포함하는 세척 처리액을 사용하여 세척 처리되어, 폴리머 잔여물(9a 및 9b)을 제거한다.
에칭 동안, 폴리머 잔여물 층(9)의 존재는 횡 방향으로의 에칭을 방해하여, 매우 정밀한 접촉 홀(2a)을 형성하게 한다. 게다가, 처리액은 상술한 성분을 가지기 때문에, 상술한 폴리머 잔여물(9a 및 9b)들은 제거되어, 전기적 특성들의 저하를 방지한다. 게다가, 세척 처리액에 기인한 접촉 홀의 측벽의 부식은 방지되므로, 고레벨의 접촉 홀의 정밀도를 유지한다. 그 결과, 초미세-피치 패턴을 갖는 구조라 할지라도, 양호한 전기적 특성들이 보증된다.

Description

반도체 장치의 제조 방법 및 처리액
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 제1실시예의 경우에는, 접촉 홀을 형성한 이후에 스캐닝 전자 현미경으로 만들어진 절연층 표면의 2차 전자 영상의 개략도로서, 제1(a)도는 폴리머 잔여물이 제거된 후의 상태이며, 제1(b)도는 폴리머 제거를 이 제거되기 전의 상태의 개략도,
제2도는 상술한 접촉 홀을 형성하는 공정을 도시한 확대 횡단면도.

Claims (5)

  1. 마스크가 하부 층(lover layer) 상에 규정된 패턴을 건식 에칭하기 위해 사용되며, 이 건식 에칭 공정후에, 상기 하부 층은 반도체 기판 상에 남게 하며, 상가 하부 층, 레지스트, 및 건식 에칭 공정에서 사용된 에칭 가스로부터 생긴 혼합된 잔여물은 0.04-0.12wt%의 플루오르화 수소(hydrogen fluoride)를 포함하는 처리액(treating liquid)을 사용하여 처리되는 것을 특징으로 하는 반도체 장치 제조 방법.
  2. 제1항에 있어서, 상기 하부 층은 절연 층이며, 접촉 홀의 형성 공정은 상기 하부 층을 패터닝함으로써 수행되는 것을 특징으로 하는 반도체 장치 제조 방법.
  3. 제1항에 있어서, 상기 하부 층은 상기 에칭 공정 후에 배선으로서 남겨지게 되는 도전 층인 것을 특징으로 하는 반도체 장치 제조 방법.
  4. 제1-3항 중 한 항에 있어서, 처리액 내의 플루오르화 수소의 농도가 0.09-0.10wt%인 것을 특징으로 하는 반도체 장치 제조 방법.
  5. 제1-4항 중 어느 한 항에 있어서, 설명된 상기 처리액.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950015969A 1994-06-17 1995-06-16 반도체장치의제조방법및처리액 KR100338484B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JPJP94-159177 1994-06-17
JP15917794A JP3407086B2 (ja) 1994-06-17 1994-06-17 半導体装置の製造方法
JP94-159177 1994-06-17

Publications (2)

Publication Number Publication Date
KR960002629A true KR960002629A (ko) 1996-01-26
KR100338484B1 KR100338484B1 (ko) 2002-11-27

Family

ID=15687986

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950015969A KR100338484B1 (ko) 1994-06-17 1995-06-16 반도체장치의제조방법및처리액

Country Status (6)

Country Link
US (1) US5650041A (ko)
EP (1) EP0690486B1 (ko)
JP (1) JP3407086B2 (ko)
KR (1) KR100338484B1 (ko)
DE (1) DE69528117T2 (ko)
TW (1) TW356570B (ko)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5562801A (en) * 1994-04-28 1996-10-08 Cypress Semiconductor Corporation Method of etching an oxide layer
US5827784A (en) * 1995-12-14 1998-10-27 Texas Instruments Incorporated Method for improving contact openings during the manufacture of an integrated circuit
US5902134A (en) * 1996-08-07 1999-05-11 Matsushita Electronics Corporation Dry etching post-treatment method and method for manufacturing a semiconductor device
US5780363A (en) * 1997-04-04 1998-07-14 International Business Machines Coporation Etching composition and use thereof
US6630074B1 (en) * 1997-04-04 2003-10-07 International Business Machines Corporation Etching composition and use thereof
KR100252223B1 (ko) * 1997-08-30 2000-04-15 윤종용 반도체장치의 콘택홀 세정방법
US5965465A (en) * 1997-09-18 1999-10-12 International Business Machines Corporation Etching of silicon nitride
US6020458A (en) 1997-10-24 2000-02-01 Quester Technology, Inc. Precursors for making low dielectric constant materials with improved thermal stability
US6051321A (en) 1997-10-24 2000-04-18 Quester Technology, Inc. Low dielectric constant materials and method
US6150282A (en) * 1997-11-13 2000-11-21 International Business Machines Corporation Selective removal of etching residues
US6033996A (en) * 1997-11-13 2000-03-07 International Business Machines Corporation Process for removing etching residues, etching mask and silicon nitride and/or silicon dioxide
KR100268456B1 (ko) * 1997-12-04 2000-11-01 윤종용 반도체장치의콘택형성방법
US6100202A (en) * 1997-12-08 2000-08-08 Taiwan Semiconductor Manufacturing Company Pre deposition stabilization method for forming a void free isotropically etched anisotropically patterned doped silicate glass layer
US6576547B2 (en) * 1998-03-05 2003-06-10 Micron Technology, Inc. Residue-free contact openings and methods for fabricating same
JP2002514004A (ja) * 1998-05-01 2002-05-14 セシュー ビー デス 化学蒸着によって堆積された酸化物／有機ポリマー多層薄膜
US6200891B1 (en) 1998-08-13 2001-03-13 International Business Machines Corporation Removal of dielectric oxides
US6117796A (en) * 1998-08-13 2000-09-12 International Business Machines Corporation Removal of silicon oxide
KR100314806B1 (ko) 1998-10-29 2002-02-19 박종섭 스핀온글래스막형성방법
DE19901210A1 (de) * 1999-01-14 2000-07-27 Siemens Ag Halbleiterbauelement und Verfahren zu dessen Herstellung
JP2001015479A (ja) * 1999-06-29 2001-01-19 Toshiba Corp 半導体装置の製造方法
US6495208B1 (en) 1999-09-09 2002-12-17 Virginia Tech Intellectual Properties, Inc. Near-room temperature CVD synthesis of organic polymer/oxide dielectric nanocomposites
US6451707B2 (en) * 1999-12-07 2002-09-17 Matsushita Electronics Corporation Method of removing reaction product due to plasma ashing of a resist pattern
WO2002033741A1 (fr) * 2000-10-18 2002-04-25 Sony Corporation Procede servant a fabriquer une couche isolante et procede servant a fabriquer un composant a semi-conducteur
US6635565B2 (en) * 2001-02-20 2003-10-21 United Microelectronics Corp. Method of cleaning a dual damascene structure
US6645926B2 (en) * 2001-11-28 2003-11-11 United Technologies Corporation Fluoride cleaning masking system
US7320942B2 (en) * 2002-05-21 2008-01-22 Applied Materials, Inc. Method for removal of metallic residue after plasma etching of a metal layer
US20040163681A1 (en) * 2003-02-25 2004-08-26 Applied Materials, Inc. Dilute sulfuric peroxide at point-of-use
TW200511495A (en) * 2003-09-09 2005-03-16 Nanya Technology Corp Cleaning method used in interconnects process
KR20050110470A (ko) * 2004-05-19 2005-11-23 테크노세미켐 주식회사 반도체 기판용 세정액 조성물, 이를 이용한 반도체 기판세정방법 및 반도체 장치 제조 방법
JP4693642B2 (ja) * 2006-01-30 2011-06-01 株式会社東芝 半導体装置の製造方法および洗浄装置
KR100792405B1 (ko) * 2007-01-03 2008-01-09 주식회사 하이닉스반도체 벌브형 리세스 패턴의 제조 방법
JP2009194196A (ja) * 2008-02-15 2009-08-27 Nec Electronics Corp 半導体装置の製造方法および半導体装置
JP2012015343A (ja) * 2010-07-01 2012-01-19 Hitachi High-Technologies Corp プラズマエッチング方法
KR101933015B1 (ko) 2012-04-19 2018-12-27 삼성전자주식회사 반도체 장치의 패드 구조물, 그의 제조 방법 및 패드 구조물을 포함하는 반도체 패키지

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0779099B2 (ja) * 1986-07-11 1995-08-23 日本電信電話株式会社 パタン形成法
JPS6367736A (ja) * 1986-09-09 1988-03-26 Nec Corp 半導体基板の製造方法
US4717448A (en) * 1986-10-09 1988-01-05 International Business Machines Corporation Reactive ion etch chemistry for providing deep vertical trenches in semiconductor substrates
JPS63102373A (ja) * 1986-10-20 1988-05-07 Fujitsu Ltd 半導体装置の製造方法
KR930011027B1 (ko) * 1989-01-18 1993-11-19 가부시키가이샤 도시바 반도체장치의 제조방법
JP2581268B2 (ja) * 1990-05-22 1997-02-12 日本電気株式会社 半導体基板の処理方法
JPH04268748A (ja) * 1991-02-25 1992-09-24 Fujitsu Ltd 半導体装置の製造方法
JP2913936B2 (ja) * 1991-10-08 1999-06-28 日本電気株式会社 半導体装置の製造方法
DE69219998T2 (de) * 1991-10-31 1997-12-18 Sgs Thomson Microelectronics Verfahren zur Entfernung von Polymeren aus Sacklöchern in Halbleitervorrichtungen
JPH05144775A (ja) * 1991-11-18 1993-06-11 Sharp Corp ドライエツチング方法
JPH05190514A (ja) * 1992-01-16 1993-07-30 Kawasaki Steel Corp 半導体装置の製造方法
JP3371149B2 (ja) * 1992-11-30 2003-01-27 ソニー株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
KR100338484B1 (ko) 2002-11-27
DE69528117D1 (de) 2002-10-17
DE69528117T2 (de) 2003-06-05
EP0690486A3 (en) 1996-09-11
US5650041A (en) 1997-07-22
EP0690486A2 (en) 1996-01-03
EP0690486B1 (en) 2002-09-11
JP3407086B2 (ja) 2003-05-19
TW356570B (en) 1999-04-21
JPH088233A (ja) 1996-01-12

Similar Documents

Publication Publication Date Title
KR960002629A (ko) 반도체 장치의 제조 방법 및 처리액
JP4224652B2 (ja) レジスト剥離液およびそれを用いたレジストの剥離方法
US6130166A (en) Alternative plasma chemistry for enhanced photoresist removal
KR100425475B1 (ko) 반도체 소자의 손상층 및 폴리머 잔류물 세정 방법
KR19990045590A (ko) 포토레지스트 및 에칭 잔류물 제거 방법
US6647994B1 (en) Method of resist stripping over low-k dielectric material
JP2003158181A (ja) 半導体素子の製造方法
KR100338764B1 (ko) 반도체 기판의 오염 물질을 제거하기 위한 세정액 및 이를 이용한 세정방법
KR20000055594A (ko) 콘택홀 세정 방법
KR100338097B1 (ko) 반도체소자의콘택홀형성방법
KR100510440B1 (ko) 세정용액및이를이용한반도체소자의세정방법
KR19980036950A (ko) 반도체소자 제조방법
US6423646B1 (en) Method for removing etch-induced polymer film and damaged silicon layer from a silicon surface
KR100416657B1 (ko) 반도체 소자의 콘택홀 제조방법
KR19980044194A (ko) 반도체 소자의 금속배선 형성방법
KR20010089650A (ko) 디메틸술폭시드로 포토레지스트재를 제거하는 방법
KR100205096B1 (ko) 반도체 소자의 감광막 제거방법
KR100190102B1 (ko) 세정 용액 및 이를 이용한 세정방법
KR0153508B1 (ko) 반도체장치의 제조방법
KR100188001B1 (ko) 반도체 소자의 다층 배선 형성방법
KR100511929B1 (ko) 반도체 장치의 콘택홀 형성방법_
KR930011114B1 (ko) 반도체기판의 표면세정방법
KR0144905B1 (ko) 반도체기판의 세정방법 및 이에 사용되는 세정액
KR100368894B1 (ko) 반도체 소자의 콘택 형성 방법
KR100213221B1 (ko) 웨이퍼 세정액 및 이를 이용한 웨이퍼 세정방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090409

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee