KR950010086A - 반도체 장치 제조 방법 - Google Patents
반도체 장치 제조 방법 Download PDFInfo
- Publication number
- KR950010086A KR950010086A KR1019940022153A KR19940022153A KR950010086A KR 950010086 A KR950010086 A KR 950010086A KR 1019940022153 A KR1019940022153 A KR 1019940022153A KR 19940022153 A KR19940022153 A KR 19940022153A KR 950010086 A KR950010086 A KR 950010086A
- Authority
- KR
- South Korea
- Prior art keywords
- etching
- etching step
- polysilicon film
- forming
- impurity concentration
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract 5
- 238000004519 manufacturing process Methods 0.000 title claims abstract 4
- 238000005530 etching Methods 0.000 claims abstract 26
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract 12
- 229920005591 polysilicon Polymers 0.000 claims abstract 12
- 239000012535 impurity Substances 0.000 claims abstract 8
- 239000003990 capacitor Substances 0.000 claims abstract 3
- 229910021478 group 5 element Inorganic materials 0.000 claims abstract 2
- 238000000034 method Methods 0.000 claims 8
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 claims 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims 2
- 229910021529 ammonia Inorganic materials 0.000 claims 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 claims 1
- 229960000583 acetic acid Drugs 0.000 claims 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims 1
- 239000007789 gas Substances 0.000 claims 1
- 239000012362 glacial acetic acid Substances 0.000 claims 1
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims 1
- -1 hydrogen fluoride peroxide Chemical class 0.000 claims 1
- 239000007788 liquid Substances 0.000 claims 1
- 239000011259 mixed solution Substances 0.000 claims 1
- 229910017604 nitric acid Inorganic materials 0.000 claims 1
- 238000005121 nitriding Methods 0.000 claims 1
- 230000001590 oxidative effect Effects 0.000 claims 1
- 239000000243 solution Substances 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/964—Roughened surface
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
하부 전극과, 상부 전극 및 상기 하부 및 상부 전극간에 배열되는 유전체막으로 구성되는 캐패시터를 갖는 반도체 장치 제조 방법에서, 불순물로서 V족 원소를 함유하는 폴리실리콘막이 형성된다. 상기 폴리실리콘막의 표면상에 불균일한 부분을 형성하는 제1에칭 단계가 수행된다. 상기 폴리실리콘막의 표면상에 불균일한 부분을 형성하는 제2에칭 단계가 수행된다. 제2에칭 단계를 불순물 농도 의존성이 상기 제1에칭 단계의 에칭 속도의 불순물 농도 의존성과 서로다른 에칭 속도를 갖으므로써, 폴리실리콘막의 표면상에 불균일한 부분을 형성한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 실시예를 따른 메모리셀을 도시한 단면도.
제2A도 내지 제2C도는 본 발명의 실시예를 따라서 하부 전극을 불균일하게 만드는 단계를 도시한 단면도.
Claims (9)
- 하부 전극과, 상부 전극 및 상기 하부 및 상부 전극간에 배열되는 유전체막으로 구성되는 캐패시터를 갖는 반도체 장치 제조 방법에 있어서, 상기 하부전극은; 불순물로서 V족 원소를 함유하는 폴리실리콘막이 형성하는 단계와, 상기 폴리실리콘막의 표면상에 불균일한 부분을 형성하고 제1에칭 단계와, 상기 폴리실리콘막의 표면상에 불균일한 부분을 형성하고 불순물 농도 의존성이 상기 제1에칭 단게의 에칭 속도의 불순물 농도 의존성이 상기 제1에칭 단계의 에칭 속도의 불순물 농도 의존성과 서로다른 에칭 속도를 갖는 제2에칭 단계를 구비하므로써, 상기 폴리실리콘막상에 불균일한 부분을 형성하는 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제1에칭 단계에서 사용되는 에칭 매체는 불순물 농도 의존성이 상기 제2에칭 단계에서 사용되는 에칭 매체의 불순물 농도 의존성보다 큰 에칭 속도를 갖는 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제1 및 제2에칭 단계에서 사용되는 에칭 매체는 액체인 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제1 및 제2에칭 단계에서 사용되는 에칭 매체는 기체인 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제1에칭 단계는 인산을 함유하는 매체에 상기 폴리실리콘막을 노출시키는 단계를 구비하는 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제1에칭 단계는 불화수소산과, 질산 및 빙초산의 혼합 용액에서 상기 폴리실리콘막을 노출시키는 단계를 구비하는 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제2에칭 단계는 암모니아 및 불화수소 과산화수소를 함유하는 용액에 상기 폴리실리콘막을 노출시키는 단계를 구비하는 것을 특징으로 하는 반도체 장치 제조 방법.
- 제1항에 있어서, 상기 제2에칭 단계는 차후에 상기 하부 전극으로서 2작용하는 상기 폴리실리콘의 표면을 산화하는 단계와 불화수소산을 사용하는 단계를 포함하는 것을 특징으로 하는 반도체 장치 제조 방법.
- 제7항에 있어서, 상기 제2에칭 단계 공정이 수행한 후, 상기 표면 산화막을 제거하고 암모니아 분위기에서 급속 열 질화를 수행하고 나서 상기 캐패시터의 절연막을 형성하는 단계를 더 구비하는 것을 특징으로 하는 반도체 장치 제조 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP93-219370 | 1993-09-03 | ||
JP5219370A JP2605594B2 (ja) | 1993-09-03 | 1993-09-03 | 半導体装置の製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950010086A true KR950010086A (ko) | 1995-04-26 |
Family
ID=16734357
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940022153A KR950010086A (ko) | 1993-09-03 | 1994-09-03 | 반도체 장치 제조 방법 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5445986A (ko) |
EP (1) | EP0642155B1 (ko) |
JP (1) | JP2605594B2 (ko) |
KR (1) | KR950010086A (ko) |
DE (1) | DE69427176T2 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110071055A (zh) * | 2018-01-23 | 2019-07-30 | 株式会社斯库林集团 | 基板处理装置及基板处理方法 |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08148280A (ja) * | 1994-04-14 | 1996-06-07 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2817645B2 (ja) * | 1995-01-25 | 1998-10-30 | 日本電気株式会社 | 半導体装置の製造方法 |
JP3079027B2 (ja) * | 1995-11-28 | 2000-08-21 | インターナショナル・ビジネス・マシーンズ・コーポレ−ション | ウエットエッチング方法、ウエットエッチング装置 |
US6190992B1 (en) * | 1996-07-15 | 2001-02-20 | Micron Technology, Inc. | Method to achieve rough silicon surface on both sides of container for enhanced capacitance/area electrodes |
TW320761B (en) * | 1996-10-03 | 1997-11-21 | Mos Electronics Taiwan Inc | Manufacturing method of high density DRAM with cylindrical stack capacitor |
JP3150295B2 (ja) * | 1997-01-07 | 2001-03-26 | 台湾茂▲しい▼電子股▲ふん▼有限公司 | 集積回路のコンデンサ製造方法又は表面が粗いポリシリコンの形成方法 |
JPH10326874A (ja) * | 1997-05-23 | 1998-12-08 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
US5973356A (en) * | 1997-07-08 | 1999-10-26 | Micron Technology, Inc. | Ultra high density flash memory |
US6150687A (en) | 1997-07-08 | 2000-11-21 | Micron Technology, Inc. | Memory cell having a vertical transistor with buried source/drain and dual gates |
US6191470B1 (en) | 1997-07-08 | 2001-02-20 | Micron Technology, Inc. | Semiconductor-on-insulator memory cell with buried word and body lines |
US5909618A (en) * | 1997-07-08 | 1999-06-01 | Micron Technology, Inc. | Method of making memory cell with vertical transistor and buried word and body lines |
US5936274A (en) * | 1997-07-08 | 1999-08-10 | Micron Technology, Inc. | High density flash memory |
US6072209A (en) | 1997-07-08 | 2000-06-06 | Micro Technology, Inc. | Four F2 folded bit line DRAM cell structure having buried bit and word lines |
CN1214542A (zh) * | 1997-09-30 | 1999-04-21 | 西门子公司 | 集成电路制造方法及结构 |
US6528837B2 (en) | 1997-10-06 | 2003-03-04 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
US6066869A (en) | 1997-10-06 | 2000-05-23 | Micron Technology, Inc. | Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor |
US5907170A (en) * | 1997-10-06 | 1999-05-25 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
US5914511A (en) * | 1997-10-06 | 1999-06-22 | Micron Technology, Inc. | Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts |
US6025225A (en) | 1998-01-22 | 2000-02-15 | Micron Technology, Inc. | Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same |
US6304483B1 (en) | 1998-02-24 | 2001-10-16 | Micron Technology, Inc. | Circuits and methods for a static random access memory using vertical transistors |
US6242775B1 (en) | 1998-02-24 | 2001-06-05 | Micron Technology, Inc. | Circuits and methods using vertical complementary transistors |
US6246083B1 (en) * | 1998-02-24 | 2001-06-12 | Micron Technology, Inc. | Vertical gain cell and array for a dynamic random access memory |
US5963469A (en) * | 1998-02-24 | 1999-10-05 | Micron Technology, Inc. | Vertical bipolar read access for low voltage memory cell |
US6124729A (en) | 1998-02-27 | 2000-09-26 | Micron Technology, Inc. | Field programmable logic arrays with vertical transistors |
US5991225A (en) | 1998-02-27 | 1999-11-23 | Micron Technology, Inc. | Programmable memory address decode array with vertical transistors |
US6043527A (en) | 1998-04-14 | 2000-03-28 | Micron Technology, Inc. | Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device |
US6093623A (en) | 1998-08-04 | 2000-07-25 | Micron Technology, Inc. | Methods for making silicon-on-insulator structures |
US6134175A (en) | 1998-08-04 | 2000-10-17 | Micron Technology, Inc. | Memory address decode array with vertical transistors |
US6208164B1 (en) | 1998-08-04 | 2001-03-27 | Micron Technology, Inc. | Programmable logic array with vertical transistors |
US6423613B1 (en) | 1998-11-10 | 2002-07-23 | Micron Technology, Inc. | Low temperature silicon wafer bond process with bulk material bond strength |
US6358793B1 (en) | 1999-02-26 | 2002-03-19 | Micron Technology, Inc. | Method for localized masking for semiconductor structure development |
US6639266B1 (en) | 2000-08-30 | 2003-10-28 | Micron Technology, Inc. | Modifying material removal selectivity in semiconductor structure development |
US6496034B2 (en) * | 2001-02-09 | 2002-12-17 | Micron Technology, Inc. | Programmable logic arrays with ultra thin body transistors |
US6424001B1 (en) | 2001-02-09 | 2002-07-23 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US6531727B2 (en) * | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
US6566682B2 (en) * | 2001-02-09 | 2003-05-20 | Micron Technology, Inc. | Programmable memory address and decode circuits with ultra thin vertical body transistors |
US6559491B2 (en) * | 2001-02-09 | 2003-05-06 | Micron Technology, Inc. | Folded bit line DRAM with ultra thin body transistors |
US6852167B2 (en) | 2001-03-01 | 2005-02-08 | Micron Technology, Inc. | Methods, systems, and apparatus for uniform chemical-vapor depositions |
US7160577B2 (en) | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
KR101610826B1 (ko) * | 2009-03-18 | 2016-04-11 | 삼성전자주식회사 | 커패시터를 갖는 반도체 장치의 형성방법 |
CN102116981B (zh) * | 2009-12-30 | 2014-08-06 | 乐金显示有限公司 | 薄膜晶体管阵列基板及其制造方法 |
US20120248061A1 (en) * | 2011-03-30 | 2012-10-04 | Tokyo Electron Limited | Increasing masking layer etch rate and selectivity |
US9257292B2 (en) * | 2011-03-30 | 2016-02-09 | Tokyo Electron Limited | Etch system and method for single substrate processing |
JP2012238849A (ja) * | 2011-04-21 | 2012-12-06 | Rohm & Haas Electronic Materials Llc | 改良された多結晶テクスチャ化組成物および方法 |
JP2013084835A (ja) * | 2011-10-12 | 2013-05-09 | Hikari Kobayashi | シリコンウェハの表面処理方法及び半導体装置の製造方法並びに太陽電池 |
US9825128B2 (en) | 2015-10-20 | 2017-11-21 | Maxpower Semiconductor, Inc. | Vertical power transistor with thin bottom emitter layer and dopants implanted in trenches in shield area and termination rings |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03129873A (ja) * | 1989-10-16 | 1991-06-03 | Fujitsu Ltd | 半導体装置の製造方法 |
JPH03139882A (ja) * | 1989-10-26 | 1991-06-14 | Oki Electric Ind Co Ltd | 半導体記憶装置の製造方法 |
JPH04207066A (ja) * | 1990-11-30 | 1992-07-29 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
KR930006730B1 (ko) * | 1991-03-20 | 1993-07-23 | 삼성전자 주식회사 | 고집적 반도체 메모리장치의 커패시터 제조방법 |
US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
JPH04365369A (ja) * | 1991-06-13 | 1992-12-17 | Mitsubishi Electric Corp | 半導体記憶装置の製造方法 |
EP0553791A1 (en) * | 1992-01-31 | 1993-08-04 | Nec Corporation | Capacitor electrode for dram and process of fabrication thereof |
KR960002097B1 (ko) * | 1992-02-28 | 1996-02-10 | 삼성전자주식회사 | 반도체장치의 커패시터 제조방법 |
US5254503A (en) * | 1992-06-02 | 1993-10-19 | International Business Machines Corporation | Process of making and using micro mask |
US5266514A (en) * | 1992-12-21 | 1993-11-30 | Industrial Technology Research Institute | Method for producing a roughened surface capacitor |
US5286668A (en) * | 1993-02-03 | 1994-02-15 | Industrial Technology Research Institute | Process of fabricating a high capacitance storage node |
-
1993
- 1993-09-03 JP JP5219370A patent/JP2605594B2/ja not_active Expired - Lifetime
-
1994
- 1994-09-01 US US08/299,405 patent/US5445986A/en not_active Expired - Fee Related
- 1994-09-02 EP EP94113762A patent/EP0642155B1/en not_active Expired - Lifetime
- 1994-09-02 DE DE69427176T patent/DE69427176T2/de not_active Expired - Fee Related
- 1994-09-03 KR KR1019940022153A patent/KR950010086A/ko not_active Application Discontinuation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110071055A (zh) * | 2018-01-23 | 2019-07-30 | 株式会社斯库林集团 | 基板处理装置及基板处理方法 |
KR20190089713A (ko) * | 2018-01-23 | 2019-07-31 | 가부시키가이샤 스크린 홀딩스 | 기판 처리 장치 및 기판 처리 방법 |
US10790151B2 (en) | 2018-01-23 | 2020-09-29 | SCREEN Holdings Co., Ltd. | Substrate processing apparatus and substrate processing method |
CN110071055B (zh) * | 2018-01-23 | 2023-06-13 | 株式会社斯库林集团 | 基板处理装置及基板处理方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2605594B2 (ja) | 1997-04-30 |
DE69427176T2 (de) | 2002-02-28 |
DE69427176D1 (de) | 2001-06-13 |
JPH0774317A (ja) | 1995-03-17 |
US5445986A (en) | 1995-08-29 |
EP0642155B1 (en) | 2001-05-09 |
EP0642155A1 (en) | 1995-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950010086A (ko) | 반도체 장치 제조 방법 | |
KR970013100A (ko) | 반도체 및 반도체기판표면의 산화막의 형성방법 | |
KR960030351A (ko) | 반도체 소자 제조 방법 | |
KR950034765A (ko) | 반도체 장치의 제조방법 | |
KR950007123A (ko) | 메모리 커패시터를 구비한 반도체 장치의 제조 방법 | |
US5518966A (en) | Method for wet etching polysilicon | |
KR950034787A (ko) | 반도체 디바이스의 제조 방법 및 제조시에 사용된 에칭 용액 | |
JPH0864674A (ja) | 半導体素子の絶縁方法 | |
KR970008397A (ko) | 식각용액 및 이를 이용한 반도체 장치의 식각방법 | |
EP0740339A3 (en) | Method of forming a capacitor electrode of a semiconductor memory device | |
KR950030397A (ko) | 반도체 소자의 캐패시터 형성방법 | |
JP3584544B2 (ja) | 半導体装置の製造方法 | |
JPH0196950A (ja) | 半導体装置の製造方法 | |
KR100368980B1 (ko) | 캐패시터의유전층어닐링방법 | |
JPS6178138A (ja) | 半導体装置の製造方法 | |
KR0166858B1 (ko) | 반도체 소자의 게이트 산화막 제조방법 | |
KR950021495A (ko) | 전하저장전극 형성방법 | |
KR970077489A (ko) | 반도체소자의 소자분리절연막 형성방법 | |
KR970053822A (ko) | 반도체소자의 커패시터 제조방법 | |
KR100713901B1 (ko) | 반도체 소자의 캐패시터 제조 방법 | |
JPH07240475A (ja) | 半導体装置の製造方法 | |
KR0161844B1 (ko) | 선택적 산화를 이용한 폴리실리콘의 식각방법 | |
KR930018730A (ko) | 반도체메모리장치의 제조 방법 | |
JPS6225252B2 (ko) | ||
KR960002676A (ko) | 반도체 소자의 도전층 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
J201 | Request for trial against refusal decision | ||
B601 | Maintenance of original decision after re-examination before a trial | ||
J301 | Trial decision |
Free format text: TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 19981222 Effective date: 19990731 |