KR940009770A - 실리사이드막/폴리실리콘층 식각방법 - Google Patents

실리사이드막/폴리실리콘층 식각방법 Download PDF

Info

Publication number
KR940009770A
KR940009770A KR1019920020362A KR920020362A KR940009770A KR 940009770 A KR940009770 A KR 940009770A KR 1019920020362 A KR1019920020362 A KR 1019920020362A KR 920020362 A KR920020362 A KR 920020362A KR 940009770 A KR940009770 A KR 940009770A
Authority
KR
South Korea
Prior art keywords
layer
polysilicon layer
silicide
etching
polysilicon
Prior art date
Application number
KR1019920020362A
Other languages
English (en)
Other versions
KR950004978B1 (ko
Inventor
정종호
이하열
최봉호
윤여진
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019920020362A priority Critical patent/KR950004978B1/ko
Publication of KR940009770A publication Critical patent/KR940009770A/ko
Application granted granted Critical
Publication of KR950004978B1 publication Critical patent/KR950004978B1/ko

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26—Processing photosensitive materials; Apparatus therefor
    • G03F7/36—Imagewise removal not covered by groups G03F7/30 - G03F7/34, e.g. using gas streams, using plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/075—Silicon-containing compounds

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 고집적반도체 소자의 실리사이드막/폴리실리콘층 식각방법에 관한 것으로, 폴리실리콘층과 실리사이드막 사이에 폴리실리콘층 형성시 생성된 자연산화막을 실리사이드막의 패턴공정후 CxFy계 개스를 이용한 플라즈마로 식각하는 기술이다.

Description

실리사이드막/폴리실리콘층 식각방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 하부절연막 상부에 폴리실리콘층 및 실리사이드막을 적층하고, 실리사이드막 상부에 감광막패턴을 형성한 단계의 단면도,
제2도는 노출된 실리사이드막 및 폴리실리콘층을 각각 식각하여 패턴을 형성한 단계의 단면도.

Claims (2)

  1. 하부절연막 상부에 폴리실리콘층 및 실리사이드막을 적층한 다음, 감광막패턴을 마스크로 실리사이드막 및 폴리실리콘층을 순차적으로 식각하여 실리사이드막 패턴과 폴리실리콘층 패턴을 형성하는 방법에 있어서, 상기 실리사이드막의 소정부분을 공지의 식각개스를 이용한 실리사이드막 패턴을 형성하는 단계후에, CxFy계 개스를 이용한 플라즈마로 노출되는 자연산화막을 완전히 제거한 후, 폴리실리콘층을 공지의 식각개스를 이용하여 식각하는 단계로 이루어지는 것을 특징으로 하는 실리사이드막/폴리실리콘층 식각방법.
  2. 제1항에 있어서, 상기 CxFy계 개스는 C2F6또는 CF4개스인 것을 특징으로 하는 실리사이드막/폴리실리콘층 식각방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920020362A 1992-10-31 1992-10-31 실리사이드막/폴리실리콘층 식각방법 KR950004978B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920020362A KR950004978B1 (ko) 1992-10-31 1992-10-31 실리사이드막/폴리실리콘층 식각방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920020362A KR950004978B1 (ko) 1992-10-31 1992-10-31 실리사이드막/폴리실리콘층 식각방법

Publications (2)

Publication Number Publication Date
KR940009770A true KR940009770A (ko) 1994-05-24
KR950004978B1 KR950004978B1 (ko) 1995-05-16

Family

ID=19342277

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920020362A KR950004978B1 (ko) 1992-10-31 1992-10-31 실리사이드막/폴리실리콘층 식각방법

Country Status (1)

Country Link
KR (1) KR950004978B1 (ko)

Also Published As

Publication number Publication date
KR950004978B1 (ko) 1995-05-16

Similar Documents

Publication Publication Date Title
KR940009770A (ko) 실리사이드막/폴리실리콘층 식각방법
KR950021075A (ko) 반도체장치의 콘택홀 형성방법
KR970052761A (ko) 반도체소자의 패턴 형성방법
KR970018180A (ko) 반도체 소자 제조방법
KR970003564A (ko) 반도체소자의 미세패턴 제조방법
KR940001314A (ko) Hf 증기를 이용한 tlr 식각방법
KR970018049A (ko) 보조 패턴 방법을 이용한 미세 패턴 형성 방법
KR970052192A (ko) 반도체 소자의 콘택홀 형성방법
KR950025927A (ko) 반도체장치 제조방법
KR970054601A (ko) 반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법
KR960015751A (ko) 반도체소자의 미세패턴 형성방법
KR970003559A (ko) 반도체 소자의 미세 패턴 형성 방법
KR960026610A (ko) 반도체 소자의 필드산화막 형성방법
KR970054532A (ko) 반도체소자의 소자분리막 제조방법
KR980005631A (ko) 콘택홀 형성방법
KR960026351A (ko) 스페이서절연층 형성방법
KR970067646A (ko) 반도체 소자의 콘택홀 형성방법
KR950021096A (ko) 반도체 소자의 콘택홀 형성방법
KR950004408A (ko) 반도체 장치의 폴리실리콘 패턴 형성방법
KR970023734A (ko) 반도체장치의 콘택부 형성방법
KR950027971A (ko) 반도체소자의 미세패턴 제조방법
KR970053430A (ko) Sepox법을 이용한 반도체장치의 소자분리방법
KR970018032A (ko) 반도체 장치의 스몰콘택 형성방법
KR970018028A (ko) 반도체 장치의 금속 콘택 형성방법
KR960026303A (ko) 미세패턴 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040326

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee