KR970054601A - 반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법 - Google Patents

반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법 Download PDF

Info

Publication number
KR970054601A
KR970054601A KR1019950058235A KR19950058235A KR970054601A KR 970054601 A KR970054601 A KR 970054601A KR 1019950058235 A KR1019950058235 A KR 1019950058235A KR 19950058235 A KR19950058235 A KR 19950058235A KR 970054601 A KR970054601 A KR 970054601A
Authority
KR
South Korea
Prior art keywords
metal layer
manufacturing process
semiconductor device
device manufacturing
patterning method
Prior art date
Application number
KR1019950058235A
Other languages
English (en)
Other versions
KR100368985B1 (ko
Inventor
이복형
Original Assignee
문정환
Lg 반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체 주식회사 filed Critical 문정환
Priority to KR1019950058235A priority Critical patent/KR100368985B1/ko
Publication of KR970054601A publication Critical patent/KR970054601A/ko
Application granted granted Critical
Publication of KR100368985B1 publication Critical patent/KR100368985B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26—Processing photosensitive materials; Apparatus therefor
    • G03F7/42—Stripping or agents therefor
    • G03F7/422—Stripping or agents therefor using liquids only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 디바이스 제조공정의 금속층 패터닝 방법에 관한 것으로써, 반도체 기판 상에 형성된 금속층 위에 포토레지스트 마스크를 형성하고, 금속층을 건식각 단계 후, 폴리머를 제거하는 단계를 실시한 다음, 포토레지스트 마스크를 제거하고, 재차 폴리머 제거하는 단계를 포함하여 이루어진다.

Description

반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 본 발명에 따른 일실시예의 반도체 디바이스 제조공정의 금속층 패터닝 방법을 설명하기 위해 도시한 공정 플로우차트(Flowchart).

Claims (2)

  1. 반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법에 있어서, 반도체 기판 상에 형성된 금속층 위에 포토레지스트 마스크를 형성하고, 상기 금속층을 건식각한 후, 상기 포토레지스트 마스크를 제거하기 전에 건식각시에 발생된 폴러머를 먼저 제거하는 것이 특징인 반도체 디바이스 제조공정의 금속층 패터닝 방법.
  2. 제1항에 있어서, 상기 포토레지스트 마스크 제거후, 폴리머 제거 단계를 추가하는 것이 특징인 반도체 디바이스 제조공정의 금속층 패터닝 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950058235A 1995-12-27 1995-12-27 반도체디바이스제조공정의금속층패터닝방법 KR100368985B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950058235A KR100368985B1 (ko) 1995-12-27 1995-12-27 반도체디바이스제조공정의금속층패터닝방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950058235A KR100368985B1 (ko) 1995-12-27 1995-12-27 반도체디바이스제조공정의금속층패터닝방법

Publications (2)

Publication Number Publication Date
KR970054601A true KR970054601A (ko) 1997-07-31
KR100368985B1 KR100368985B1 (ko) 2003-03-31

Family

ID=37416344

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950058235A KR100368985B1 (ko) 1995-12-27 1995-12-27 반도체디바이스제조공정의금속층패터닝방법

Country Status (1)

Country Link
KR (1) KR100368985B1 (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8741691B2 (en) 2012-04-20 2014-06-03 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating three dimensional integrated circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07122541A (ja) * 1993-10-25 1995-05-12 Sony Corp アルミニウム系配線の加工方法

Also Published As

Publication number Publication date
KR100368985B1 (ko) 2003-03-31

Similar Documents

Publication Publication Date Title
KR970003459A (ko) 반도체 소자의 비아홀의 형성방법
KR970054601A (ko) 반도체 디바이스 제조공정의 금속층 패터닝(Patterning) 방법
KR980005899A (ko) 포토레지스트의 스트리핑방법
KR970018028A (ko) 반도체 장치의 금속 콘택 형성방법
KR960026351A (ko) 스페이서절연층 형성방법
KR940004742A (ko) 시릴화된 레지스트의 박리방법
KR950019934A (ko) 메탈(Metal) 식각후의 폴리머 제거 및 단차를 줄이는 방법
KR970053120A (ko) 반도체장치의 제조방법
KR970076073A (ko) 반도체장치의 포토레지스트 패턴 형성방법
KR960002479A (ko) 반도체 소자의 감광 패턴 형성방법
KR970018032A (ko) 반도체 장치의 스몰콘택 형성방법
KR980005475A (ko) 반도체 소자의 비아콘택홀 형성방법
KR970052223A (ko) 콘택(contact) 형성 방법
KR970077715A (ko) 메탈 배선 형성방법
KR970052225A (ko) 메탈층 패턴 형성 방법
KR970023705A (ko) 반도체장치의 개구부형성방법
KR930003254A (ko) 반도체 장치의 금속배선 방법
KR950021075A (ko) 반도체장치의 콘택홀 형성방법
KR950004408A (ko) 반도체 장치의 폴리실리콘 패턴 형성방법
KR940009770A (ko) 실리사이드막/폴리실리콘층 식각방법
KR950030313A (ko) 반도체 소자의 금속배선 형성방법
KR970018080A (ko) 반도체장치의 콘택형성방법
KR950012638A (ko) 반도체장치의 제조방법
KR970051899A (ko) 반도체장치의 패턴 형성 방법
KR970018180A (ko) 반도체 소자 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20101224

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee