KR940009105B1 - 다중 프로세서 시스템의 메모리 액세스 제어장치와 방법 - Google Patents

다중 프로세서 시스템의 메모리 액세스 제어장치와 방법 Download PDF

Info

Publication number
KR940009105B1
KR940009105B1 KR1019910025278A KR910025278A KR940009105B1 KR 940009105 B1 KR940009105 B1 KR 940009105B1 KR 1019910025278 A KR1019910025278 A KR 1019910025278A KR 910025278 A KR910025278 A KR 910025278A KR 940009105 B1 KR940009105 B1 KR 940009105B1
Authority
KR
South Korea
Prior art keywords
memory
processor
access
global
control
Prior art date
Application number
KR1019910025278A
Other languages
English (en)
Korean (ko)
Other versions
KR930014000A (ko
Inventor
임종숭
조문형
Original Assignee
주식회사 금성사
이헌조
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 이헌조 filed Critical 주식회사 금성사
Priority to KR1019910025278A priority Critical patent/KR940009105B1/ko
Priority to JP4348902A priority patent/JPH0683700A/ja
Publication of KR930014000A publication Critical patent/KR930014000A/ko
Application granted granted Critical
Publication of KR940009105B1 publication Critical patent/KR940009105B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
KR1019910025278A 1991-12-30 1991-12-30 다중 프로세서 시스템의 메모리 액세스 제어장치와 방법 KR940009105B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019910025278A KR940009105B1 (ko) 1991-12-30 1991-12-30 다중 프로세서 시스템의 메모리 액세스 제어장치와 방법
JP4348902A JPH0683700A (ja) 1991-12-30 1992-12-28 多重プロセッサーシステムのメモリアクセス制御装置及びその方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910025278A KR940009105B1 (ko) 1991-12-30 1991-12-30 다중 프로세서 시스템의 메모리 액세스 제어장치와 방법

Publications (2)

Publication Number Publication Date
KR930014000A KR930014000A (ko) 1993-07-22
KR940009105B1 true KR940009105B1 (ko) 1994-09-29

Family

ID=19326799

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910025278A KR940009105B1 (ko) 1991-12-30 1991-12-30 다중 프로세서 시스템의 메모리 액세스 제어장치와 방법

Country Status (2)

Country Link
JP (1) JPH0683700A (ja)
KR (1) KR940009105B1 (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9287370B2 (en) 2012-03-02 2016-03-15 Semiconductor Energy Laboratory Co., Ltd. Memory device comprising a transistor including an oxide semiconductor and semiconductor device including the same
CN116662228B (zh) * 2023-06-16 2024-01-30 深圳市东方聚成科技有限公司 分时复用局部存储器的访问方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5469923A (en) * 1977-11-15 1979-06-05 Mitsubishi Electric Corp Memory shared device
JPS5999566A (ja) * 1982-11-30 1984-06-08 Toshiba Corp 複合計算機の排他制御装置
JPS61183770A (ja) * 1985-02-08 1986-08-16 Yaskawa Electric Mfg Co Ltd マルチプロセツサシステム
JPH0644731B2 (ja) * 1985-02-20 1994-06-08 国際電気株式会社 放送形式のデータ通信におけるダイバーシチ送受信方法
JPS63142455A (ja) * 1986-12-05 1988-06-14 Hitachi Ltd 半導体記憶装置
JPS63205757A (ja) * 1987-02-23 1988-08-25 Fuji Electric Co Ltd 情報伝送システム
JPS63217444A (ja) * 1987-03-06 1988-09-09 Nec Corp 多重ポ−トメモリ
JPH0289142A (ja) * 1988-09-26 1990-03-29 Nippon Board Computer Kk デュアルポートｒａｍアクセス回路
JPH02184958A (ja) * 1989-01-12 1990-07-19 Fujitsu Ltd プロセッサーシステム

Also Published As

Publication number Publication date
JPH0683700A (ja) 1994-03-25
KR930014000A (ko) 1993-07-22

Similar Documents

Publication Publication Date Title
US5438666A (en) Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
US5386532A (en) Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
DK169492B1 (da) Databehandlingsapparat med selektiv forud indhentning af instruktioner og fremgangsmåde til drift afet sådant databehandlingsapparat
JP2761506B2 (ja) 主記憶制御装置
US4415970A (en) Cache/disk subsystem with load equalization
JPH10187359A (ja) データ記憶システム及び同システムに適用するデータ転送方法
US4729091A (en) Directing storage requests prior to address comparator initialization with a reference address range
US20020174284A1 (en) Device for spatially and temporally reordering for data between a processor, memory and peripherals
KR940009105B1 (ko) 다중 프로세서 시스템의 메모리 액세스 제어장치와 방법
JPH0689269A (ja) プロセッサの制御装置、プロセッサの休止装置およびそれらの方法
GB2258069A (en) High speed computer graphics bus
US5483645A (en) Cache access system for multiple requestors providing independent access to the cache arrays
JP4983133B2 (ja) 入出力制御装置およびその制御方法、並びにプログラム
US7757048B2 (en) Data processor apparatus and memory interface
EP0487901A2 (en) Disk controller using a video ram
KR0137841Y1 (ko) 멀티프로세서 시스템의 데이타 전송 제어 장치
JP2625288B2 (ja) バッファメモリアクセスシステム
KR100294639B1 (ko) 다중억세스캐쉬장치
JPS63155254A (ja) 情報処理装置
JPH056333A (ja) マルチプロセサシステム
JPH06214939A (ja) Ｄｍａコントローラ
JPS63133257A (ja) マルチプロセサ方式
JPH06324940A (ja) メモリ制御方法および装置
JPH03250488A (ja) メモリバス制御方法
JPS63178320A (ja) マルチウインドウ表示装置

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19981221

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee