KR930009039A - 방열구조를 갖는 반도체장치 및 그의 제조방법 - Google Patents

방열구조를 갖는 반도체장치 및 그의 제조방법 Download PDF

Info

Publication number
KR930009039A
KR930009039A KR1019920019495A KR920019495A KR930009039A KR 930009039 A KR930009039 A KR 930009039A KR 1019920019495 A KR1019920019495 A KR 1019920019495A KR 920019495 A KR920019495 A KR 920019495A KR 930009039 A KR930009039 A KR 930009039A
Authority
KR
South Korea
Prior art keywords
heat dissipation
dissipation block
semiconductor device
package
block
Prior art date
Application number
KR1019920019495A
Other languages
English (en)
Other versions
KR960011643B1 (ko
Inventor
미찌오 소노
고우지 사이또
마사시 다께나까
마사노리 요시모또
Original Assignee
세까자와 다다시
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 세까자와 다다시, 후지쓰 가부시끼가이샤 filed Critical 세까자와 다다시
Publication of KR930009039A publication Critical patent/KR930009039A/ko
Application granted granted Critical
Publication of KR960011643B1 publication Critical patent/KR960011643B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/32188Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483Containers
    • H01L33/486Containers adapted for surface mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • H01L33/642Heat extraction or cooling elements characterized by the shape
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203Fillers and particles
    • H05K2201/0206Materials
    • H05K2201/0209Inorganic, non-metallic particles
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0364Conductor shape
    • H05K2201/0376Flush conductors, i.e. flush with the surface of the printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10689Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10969Metallic case or integral heatsink of component electrically connected to a pad on PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305Affixing by adhesive
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49121Beam lead frame or beam lead device

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

반도체장치(1B)는 중심봉 구멍(11)을 갖고 또한 내부리드(2a)와 외부리드(2b)로된 복수의 리드들을 갖는 리드프레임(2)과, 상기 리드프레임(2)의 구멍(11) 아래에 구비되며 또한 상면부와 하부를 갖는 방열블록(3)과, 상기 방열블록(3)의 상면부와 리드프레임(2)간에 간격이 형성되며, 상기 방열블록(3)의 상면부상에 실장되는 반도체칩(5)과, 상기 반도체칩(5)과 리드들을 접속하는 복수의 와이어들과, 방열블록(3)의 적어도 일부와, 반도체칩(5)과 와이어들과, 리드들중 외부리드(2b)들은 외향으로 나오도록 내부리드(2a)들을 봉지하는 패키지(7)을 구비한다. 패키지(7)는 방열블록(3)의 상면부와 리드프레임(2)간의 간격에 채워지고, 방열블록(3)의 하부는 소정길이만큼 패키지(7)로부터 돌출하여 반도체칩(5)에서 발생된 열을 패키지(7) 외부로 방출한다.

Description

방열구조를 갖는 반도체장치 및 그의 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 의한 반도체 장치의 일실시예를 나타낸 횡단면측면도
제3도는 본 발명에 의한 반도체 장치의 제조방법의 이실시예를 나타낸 횡단면측면도
제4도는 상기 방법의 실시예에서 사용되는 팔레트(palette)의 설명도

Claims (21)

  1. (a) 지그(jig)(21)의 요홈(21a)바닥에 구성된 경사구멍(22)에 방열블록(3)의 하부를 끼우는 단계와, (b) 중앙부에 구멍(11)을 갖는 리드프레임(2)을 지그(21)상에 위치맞춤하는 단계와, 상기 구멍은 방열블록(3)의 상면부위에 위치되며, (c) 방열블록(3)의 상면부위에 반도체칩(5)을 설치한 다음 반도체칩(5)을 리드프레임(2)에 복수의 와이어(6)에 의해 접속하는 단계와, (d) 하부금속다이(24b)위에 적어도 방열블록(3)을 위치맞춤하는 단계와, (e) 하부금속다이(24b)의 상부위에 상부금속다이(24a)를 위치마춤한 다음 상부와 하부금속다이 내부에 형성된 공동(26)내에 수지를 주입 성형하여 방열블록(3)의 적어도 일부와, 반도체칩(5)과 와이어들(6) 및 리드 프레임(2)의 내부리드(2a)들을 봉지하고 리드 프레임(2)의 외부리드(2b)들은 외향으로 연장되고, 방열블록의 하부는 반도체칩(5)으로부터 발생된 열을 방출하도록 소정길이만큼 돌출되도록 패키지(7)를 형성하는 단계를 포함하는 것이 특징인 반도체장치의 제조방법.
  2. 제1항에 있어서, 상기 단계(a)는 횡단면에서 거의 역사다리꼴 형상을 갖는 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  3. 제1 또는 2항에 있어서, 상기 단계(a)는 패키지(7)를 형성하는 수지보다 큰 열전도율을 가는 재료로 제조된 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  4. 제3항에 있어서, 상기 단계(a)는 금속류와 세라믹을 포함하는 비금속류로 구성된 그룹으로부터 선택된 물질로 제조한 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  5. 제1~4항중 어느 한항에 있어서, 외부리드들(2b)각각은 방열블록(3)이 돌출하는 방향을 향해 패키지(7)의 저면으로부터 수직길이(L1)을 갖도록 외부리드들(2b)을 거의 S-형상으로 형성하는 단계(f)를 더 포함하며, 상기 단계(a)는 방열블록의 하부가 상기 단계(e)후에 패키지(7)의 저면으로부터 길이(L2)만큼 돌출하여, L1>L2가 되도록 형상화하는 지그(21)를 사용하는 것이 특징인 반도체장치의 제조방법.
  6. 제1~5항중 어느 한항에 있어서, 상기 단계(a)는 그의 하부에 복수의 장홈들(31)이 형성된 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  7. 제1~5항중 어느 한항에 있어서, 상기 단계(a)는 외부방열부재를 체결하기 위해 그의 하부에 체결수단(32)을 구비하고 있는 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  8. 제1~5항중 어느 한항에 있어서, 상기 단계(a)는 서로 상이한 금속으로 제조된 상면부(33)와 하부(34)를 갖는 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  9. 제1~5항중 어느 한항에 있어서, 상기 단계(a)는 금속층(35)으로 제조된 상면부와 세라믹재로 제조된 하부를 갖는 방열 블록(3)을 사용하는 것이 특징인 반도체장치의 제조방법.
  10. 제1~9항중 어느 한항에 있어서, 상기 단계(b)는 리드 프레임(2)의 대응구멍들속에 지그(21)의 위치맞춤핀들(23)을 끼워줌으로써 지그(21)상에 리드 프레임(2)을 위치시키는 것이 특징인 반도체장치의 제조방법.
  11. 제1~10항중 어느 한항에 있어서, 상기 단계(d)는 방열블록(3)과 패키지(7)가 통로(25)를 통해 진공흡이하에서 위치맞춤 되도록 하부금속다이(24b)의 통로(25)에 방열블록의 하부를 위치시킴으로써 방열블록(3)의 하부를 위치시킴으로써 방열블록(3)과 패키지(7)를 위치맞춤하는 것이 특징인 반도체장치의 제조방법.
  12. 그의 중앙부에 구멍(11)을 갖으며, 내부리드들(2a)와 외부리드(2b)로 각각 구성된 복수의 리드들을 갖는 리드프레임(2)을 포함하는 반도체 장치에 있어서, 상기 리드프레임(2)의 상기 구멍(11) 하부에 설치된 방열블록(3)과, 여기서, 상기 방열블록은 상면부와 하부를 갖고 있고, 상기 방열블록의 상면부와 리드프레임간에는 간격이 형성돼있으며, 상기 방열블록의 상면부상에 설치된 반도체칩(5)과, 상기 반도체칩(5)과 리드를 접속하는 복수의 와이어들(6) 및, 상기 방열블록의 적어도 일부와, 반도체칩, 와이어 및 상기 리드들중 내부리드를 봉지함으로써, 상기 외부리드들이 패키지의 외측으로 뻗도록 하는 패키지(7)를 포함하며, 상기 패키지가 상기 패키지가 상기 방열블록의 상면부와 리드프레임간의 간격을 채우고 있고, 상기 방열블록의 저부가 패키지로부터 소정길이만큼 돌출하여, 반도체칩에서 발생된 열을 패키지외측으로 전도시키는 것을 특징으로 하는 반도체.
  13. 제12항에 있어서, 상기 방열블록(3)은 하부를 향해 크기가 점진적으로 감소하는 경사형상을 갖는 것이 특징인 반도체.
  14. 제13항에 있어서, 상기 방열블록(3)은 횡단면이 거의 사다리꼴 형상을 갖는 것이 특징인 반도체장치.
  15. 제12~14항중 어느 한항에 있어서, 상기 패키지(7)는 수지로 제조되고 또한 상기 방열블록(3)은 수지보다 더 큰 열전도성을 갖는 재료로 제조된 것이 특징인 반도체장치.
  16. 제15항에 있어서, 상기 방열블록(3)은 금속류와 세라믹을 포함하는 비금속류로 구성된 그룹으로부터 선택된 재료로 제조된 것이 특징인 반도체장치.
  17. 제12~16항중 어느 한항에 있어서, 상기 외부리드들(2b)은 거의 S-형상을 가지며, 상기 패키지(7)는 상기방열블록(3)의 하부가 돌출하는 저면을 가지며, 외부리드들(2b)각각은 방열블록이 돌출하는 방향을 향해 상기 패키지의 저면으로부터 수직길이(L1)을 가지며, 상기 방열블록의 하부는 상기 패키지의 저면으로부터 길이(L2)만큼 돌출하고, L1>L2인 것이 특징인 반도체장치.
  18. 제12~17항중 어느 한항에 있어서, 상기 방열블록(3)은 그의 하부에 복수의 장홈들(31)을 갖는 것이 특징인 반도체장치.
  19. 제12~17항중 어느 한항에 있어서, 상기 방열블록(3)은 외부방열부재를 체결하기 위해 하부에 체결수단(32)을 갖는 것이 특징인 반도체장치.
  20. 제12~17항중 어느 한항에 있어서, 상기 방열블록(3)의 상면부(33)와 하부(34)는 서로 다른 금속으로 제조되는 것이 특징인 반도체장치.
  21. 제12~17항중 어느 한항에 있어서, 상기 방열블록(3)의 상면부는 금속층(35)으로 제조되고 또한 상기 방열블록의 하부는 세라믹 재료로 제조되는 것이 특징인 반도체장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920019495A 1991-10-23 1992-10-23 방열구조를 갖는 반도체장치 및 그의 제조방법 KR960011643B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3275710A JP2602380B2 (ja) 1991-10-23 1991-10-23 半導体装置及びその製造方法
JP91-275710 1991-10-23

Publications (2)

Publication Number Publication Date
KR930009039A true KR930009039A (ko) 1993-05-22
KR960011643B1 KR960011643B1 (ko) 1996-08-24

Family

ID=17559293

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920019495A KR960011643B1 (ko) 1991-10-23 1992-10-23 방열구조를 갖는 반도체장치 및 그의 제조방법

Country Status (5)

Country Link
US (2) US5444025A (ko)
EP (1) EP0539095B1 (ko)
JP (1) JP2602380B2 (ko)
KR (1) KR960011643B1 (ko)
DE (1) DE69224343T2 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980039675A (ko) * 1996-11-28 1998-08-17 황인길 반도체 패키지의 구조

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3572628B2 (ja) * 1992-06-03 2004-10-06 セイコーエプソン株式会社 半導体装置及びその製造方法
US5652461A (en) * 1992-06-03 1997-07-29 Seiko Epson Corporation Semiconductor device with a convex heat sink
JP3362530B2 (ja) * 1993-12-16 2003-01-07 セイコーエプソン株式会社 樹脂封止型半導体装置およびその製造方法
US5991156A (en) * 1993-12-20 1999-11-23 Stmicroelectronics, Inc. Ball grid array integrated circuit package with high thermal conductivity
JP3509274B2 (ja) * 1994-07-13 2004-03-22 セイコーエプソン株式会社 樹脂封止型半導体装置およびその製造方法
JP3367299B2 (ja) * 1994-11-11 2003-01-14 セイコーエプソン株式会社 樹脂封止型半導体装置およびその製造方法
JP3542677B2 (ja) * 1995-02-27 2004-07-14 セイコーエプソン株式会社 樹脂封止型半導体装置およびその製造方法
JP3309686B2 (ja) * 1995-03-17 2002-07-29 セイコーエプソン株式会社 樹脂封止型半導体装置及びその製造方法
JPH08316372A (ja) * 1995-05-16 1996-11-29 Toshiba Corp 樹脂封止型半導体装置
JP2795626B2 (ja) * 1995-08-21 1998-09-10 北川工業株式会社 放熱機能付き電子部品
US5789270A (en) * 1996-01-30 1998-08-04 Industrial Technology Research Institute Method for assembling a heat sink to a die paddle
DE69627643D1 (de) * 1996-06-28 2003-05-28 St Microelectronics Srl Verfahren zur Herstellung einer Plastikpackung für eine elektronische Anordnung mit vollständig isolierter Wärmesenke
KR0185512B1 (ko) * 1996-08-19 1999-03-20 김광호 칼럼리드구조를갖는패키지및그의제조방법
DE69636853T2 (de) * 1996-11-27 2007-11-08 Stmicroelectronics S.R.L., Agrate Brianza Herstellunsgverfahren einer Kunststoffpackung für elektronische Anordnungen mit einer Wärmesenke
US6159764A (en) * 1997-07-02 2000-12-12 Micron Technology, Inc. Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages
EP0895287A3 (en) 1997-07-31 2006-04-05 Matsushita Electric Industrial Co., Ltd. Semiconductor device and lead frame for the same
US5917704A (en) * 1997-10-06 1999-06-29 Ford Motor Company Laser-solderable electronic component
FR2778817B1 (fr) * 1998-05-18 2000-06-30 Remy Kirchdoerffer Procede de fabrication d'un appareil ou d'un instrument par surmoulage et appareil ou instrument ainsi obtenu
JP2000150730A (ja) * 1998-11-17 2000-05-30 Fujitsu Ltd 半導体装置及びその製造方法
US6643919B1 (en) * 2000-05-19 2003-11-11 Siliconware Precision Industries Co., Ltd. Method of fabricating a semiconductor device package having a core-hollowed portion without causing resin flash on lead frame
US6635209B2 (en) * 2000-12-15 2003-10-21 Siliconware Precision Industries Co., Ltd. Method of encapsulating a substrate-based package assembly without causing mold flash
JP2002333552A (ja) 2001-05-08 2002-11-22 Fujitsu Ltd 光装置
US20030223181A1 (en) * 2002-05-28 2003-12-04 Micron Technology, Inc. Electronic device package
US6987032B1 (en) 2002-07-19 2006-01-17 Asat Ltd. Ball grid array package and process for manufacturing same
US6979594B1 (en) 2002-07-19 2005-12-27 Asat Ltd. Process for manufacturing ball grid array package
US6800948B1 (en) 2002-07-19 2004-10-05 Asat Ltd. Ball grid array package
US7372151B1 (en) 2003-09-12 2008-05-13 Asat Ltd. Ball grid array package and process for manufacturing same
CN1323471C (zh) * 2004-05-20 2007-06-27 中国科学院半导体研究所 具有倾斜波导结构的半导体光放大器封装用的热沉
US8610262B1 (en) 2005-02-18 2013-12-17 Utac Hong Kong Limited Ball grid array package with improved thermal characteristics
JP2007027535A (ja) * 2005-07-20 2007-02-01 Stanley Electric Co Ltd 光半導体装置
TW200812023A (en) * 2006-08-22 2008-03-01 Advanced Semiconductor Eng Heat slug for package structure
GB2470802B (en) * 2007-11-16 2011-10-05 Uriel Meyer Wittenberg A silver-based thermally conductive composition for thermally coupling LED chips to heat sinks
EP2293328B1 (en) * 2008-06-12 2019-11-20 Mitsubishi Electric Corporation Method for manufacturing a power semiconductor circuit device
JP4973890B2 (ja) * 2009-01-16 2012-07-11 住友電気工業株式会社 リアクトル及びコイル成形体
KR101092063B1 (ko) * 2009-04-28 2011-12-12 엘지이노텍 주식회사 발광소자 패키지 및 그 제조방법
KR101014063B1 (ko) 2009-08-26 2011-02-10 엘지이노텍 주식회사 발광 소자 및 이를 이용한 라이트 유닛
JP5714916B2 (ja) * 2011-01-12 2015-05-07 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP2013093504A (ja) * 2011-10-27 2013-05-16 Toshiba Corp 半導体装置の製造方法および冶具
DE102020106492A1 (de) * 2019-04-12 2020-10-15 Infineon Technologies Ag Chip -package, verfahren zum bilden eines chip -packages, halbleitervorrichtung, halbleiteranordnung, dreiphasensystem, verfahren zum bilden einer halbleitervorrichtung und verfahren zum bilden einer halbleiteranordnung

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3414968A (en) * 1965-02-23 1968-12-10 Solitron Devices Method of assembly of power transistors
CA892844A (en) * 1970-08-14 1972-02-08 H. Hantusch Gerald Semiconductor heat sink
US3902148A (en) * 1970-11-27 1975-08-26 Signetics Corp Semiconductor lead structure and assembly and method for fabricating same
JPS5315763A (en) * 1976-07-28 1978-02-14 Hitachi Ltd Resin sealed type semiconductor device
FR2456390A1 (fr) * 1979-05-11 1980-12-05 Thomson Csf Grille d'encapsulation, microboitier de circuit electronique utilisant cette grille et procede d'encapsulation de circuit electronique en microboitier
IT1218271B (it) * 1981-04-13 1990-04-12 Ates Componenti Elettron Procedimento per la fabbricazione di contenitori in plastica con dissipatore termico per circuiti integrati e combinazione di stampo e dissipatori utilizzabile con tale procedimento
JPS58100447A (ja) * 1981-12-11 1983-06-15 Hitachi Ltd 樹脂封止型半導体装置およびその製造方法
FR2523397A1 (fr) * 1982-03-08 1983-09-16 Matra Procede de montage de composants electroniques sur un support et produit realisable par le procede
JPH0666721B2 (ja) * 1985-10-31 1994-08-24 株式会社東芝 衛星通信デマンドアサイン装置の回線使用状況伝達方法
JPS62109326A (ja) * 1985-11-07 1987-05-20 Oki Electric Ind Co Ltd 半導体装置の製造方法
JPS62169450A (ja) * 1986-01-22 1987-07-25 Hitachi Ltd 半導体装置
US4890152A (en) * 1986-02-14 1989-12-26 Matsushita Electric Works, Ltd. Plastic molded chip carrier package and method of fabricating the same
US5083373A (en) * 1986-04-25 1992-01-28 Hamburgen William R Method for providing a thermal transfer device for the removal of heat from packaged elements
JPS63222450A (ja) * 1987-03-11 1988-09-16 Hitachi Chem Co Ltd 半導体装置およびその製造法
US5108955A (en) * 1988-10-27 1992-04-28 Citizen Watch Co., Ltd. Method of making a resin encapsulated pin grid array with integral heatsink
JPH01268157A (ja) * 1988-04-20 1989-10-25 Ngk Spark Plug Co Ltd ヒートシンク付セラミックパッケージ基板の製造方法
JP2593702B2 (ja) * 1988-11-09 1997-03-26 株式会社日立製作所 半導体装置の製造方法
JPH02306639A (ja) * 1989-05-22 1990-12-20 Toshiba Corp 半導体装置の樹脂封入方法
JPH03180054A (ja) * 1989-12-08 1991-08-06 Matsushita Electron Corp 樹脂封止型半導体装置
JPH03214763A (ja) * 1990-01-19 1991-09-19 Nec Corp 半導体集積回路装置のリードフレーム及びこれを用いた半導体集積回路装置
US5147821A (en) * 1990-09-28 1992-09-15 Motorola, Inc. Method for making a thermally enhanced semiconductor device by holding a leadframe against a heatsink through vacuum suction in a molding operation
US5345100A (en) * 1991-03-29 1994-09-06 Shindengen Electric Manufacturing Co., Ltd. Semiconductor rectifier having high breakdown voltage and high speed operation
US5172213A (en) * 1991-05-23 1992-12-15 At&T Bell Laboratories Molded circuit package having heat dissipating post

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980039675A (ko) * 1996-11-28 1998-08-17 황인길 반도체 패키지의 구조

Also Published As

Publication number Publication date
EP0539095A3 (ko) 1994-02-16
EP0539095A2 (en) 1993-04-28
JP2602380B2 (ja) 1997-04-23
JPH05114669A (ja) 1993-05-07
US5659200A (en) 1997-08-19
DE69224343D1 (de) 1998-03-12
EP0539095B1 (en) 1998-02-04
KR960011643B1 (ko) 1996-08-24
US5444025A (en) 1995-08-22
DE69224343T2 (de) 1998-06-10

Similar Documents

Publication Publication Date Title
KR930009039A (ko) 방열구조를 갖는 반도체장치 및 그의 제조방법
US7781262B2 (en) Method for producing semiconductor device and semiconductor device
US5381042A (en) Packaged integrated circuit including heat slug having an exposed surface
KR101017533B1 (ko) 오버몰드된 플라스틱 패키지를 위한 히트싱크 또는플래그용 소형 몰드로크들
KR960015827A (ko) 반도체 장치 및 그 제조방법
KR960019689A (ko) 다운세트된 노출 다이 장착 패드 리드프레임 및 패키지
KR930022534A (ko) 열 강화 반도체 장치 및 그 제조 방법
US6538321B2 (en) Heat sink with collapse structure and semiconductor package with heat sink
US5044912A (en) Mold assembly having positioning means
US5214846A (en) Packaging of semiconductor chips
US5289033A (en) Packaging of semiconductor chips with resin
JPH0697326A (ja) 半導体装置およびその放熱部材
KR950021459A (ko) 측면에 플랜지를 가진 패케지 반도체장치 및 그 제조방법
US11557547B2 (en) Leadframe for semiconductor devices, corresponding semiconductor product and method
JPH03222464A (ja) 半導体装置及びその製造方法
KR20010070247A (ko) 수지봉지형 반도체장치 및 그 제조방법
KR910001949A (ko) 무플래그 리드프레임, 피키지 및 방법
JPH10144853A (ja) 半導体装置
JPH02137249A (ja) 半導体装置
JPH02202042A (ja) 樹脂封止型半導体装置
KR101668035B1 (ko) 결합부가 개선된 반도체 칩 패키지
KR19980084769A (ko) 고방열 패키지 및 그 제조방법
JPH06244312A (ja) 半導体装置及びその製造方法
KR200164515Y1 (ko) 내열성 플라스틱 반도체 패키지
KR100403129B1 (ko) 전력반도체모듈

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060810

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee