KR920013713A - 반도체메모리장치 및 그 제조방법 - Google Patents

반도체메모리장치 및 그 제조방법 Download PDF

Info

Publication number
KR920013713A
KR920013713A KR1019910022708A KR910022708A KR920013713A KR 920013713 A KR920013713 A KR 920013713A KR 1019910022708 A KR1019910022708 A KR 1019910022708A KR 910022708 A KR910022708 A KR 910022708A KR 920013713 A KR920013713 A KR 920013713A
Authority
KR
South Korea
Prior art keywords
insulating layer
switching element
semiconductor substrate
storage capacitor
charge storage
Prior art date
Application number
KR1019910022708A
Other languages
English (en)
Other versions
KR0176716B1 (ko
Inventor
도시유끼 니시하라
Original Assignee
오가 노리오
소니 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오가 노리오, 소니 가부시기가이샤 filed Critical 오가 노리오
Publication of KR920013713A publication Critical patent/KR920013713A/ko
Application granted granted Critical
Publication of KR0176716B1 publication Critical patent/KR0176716B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/036Making the capacitor or connections thereto the capacitor extending under the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05Making the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/33DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor extending under the transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dram (AREA)

Abstract

내용 없음

Description

반도체메모리장치 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본원 방명의 제1의 실시예에 의한 반도체메모리장치(DRAM)의 요부를 나타낸 구성도, 제3도는 본원발명의 제1의 실시예에 의한 반도체메모리장치의 요부를 나타낸 평면도, 제4A도 내지 제4E도는 각각 본원 발명의 제1의 실시예에 의한 반도체메모리장치으 제조방법을 나타낸 경과도, 제5도는 본원 발명의 제2의 실시예에 의한 반도체메모리장치의 요부를 나타낸 구성도.

Claims (3)

  1. 스위칭소자와 이스위칭소자에 접속되는 전하축정용 캐패시터로 메모리셀이 구성되는 반도체메모리장치에 있어서, 상기 스위칭 소자의 하층에 절연층을 통하여 상기 전하축적용 캐패시터를 형성하여 이루어지는 것을 특징으로 하는 반도체메모리장치.
  2. 스위칭소자와 이 스위칭소자에 접속되는 전하축정용 캐패시터로 메모리셀이 구성되는 반도체메모리장치에 있어서, 상기 스위칭 소자의 하층에 절연층을 통하여 상기 전하축정용 캐패시터를 형성하는 동시에, 상기 전하축적용 캐패시터를 구성하는 플레이트전극에 플레이트전원을 상기 스위칭소자가 형성되지 않은 면으로부터 공급하는 것을 특징으로 하는 반도체메모리장치.
  3. 제1의 도전형 반도체기판(21)의 표면에 복수의 요부(凹部)(22)를 형성하고, 상기 반도체기판에 제1의 절연층(6)을 형성하고, 상기 반도체기판의 상기 요부이외의 영역에 상기 제1의 절연층을 관통하는 복수의 개구(25)를 형성하고, 최소한 상기 개구를 덮기 위해 상기 반도체기판에 축적노드전극용의 제1의 도전막패턴(7a), (7b)을 선택적으로 형성하고, 상기 반도체기판에 최소한 상기 제1의 도전막의 표면을 덮기 위한 제2의 절연층(8)을 형성하고, 상기 반도체기판에 제2의 도전막(9)을 형성하고, 상기 제2의 도전막에 제3의 절연층(12)을 형성하고, 상기 제3의 절연층에 평탄막(14)을 형성하고, 상기 평탄막을 평탄화하고, 상기 평탄막의 면에 지지기판(13)을 접착하고, 상기 제1의 절연층을 스토퍼로서 이용하여 상기 제1의 절연층이 노출될 때까지 평탄한 형태로 상기 반도체기판의 이면을 연마함으로써 소자형성영역(1)을 형성하는 스텝으로 이루어지는 것을 특징으로 하는 반도체메모리장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910022708A 1990-12-17 1991-12-12 반도체메모리장치 및 그 제조방법 KR0176716B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2411136A JP2940169B2 (ja) 1990-12-17 1990-12-17 半導体メモリ装置
JP90-411,136 1990-12-17

Publications (2)

Publication Number Publication Date
KR920013713A true KR920013713A (ko) 1992-07-29
KR0176716B1 KR0176716B1 (ko) 1999-03-20

Family

ID=18520182

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910022708A KR0176716B1 (ko) 1990-12-17 1991-12-12 반도체메모리장치 및 그 제조방법

Country Status (3)

Country Link
US (1) US6072208A (ko)
JP (1) JP2940169B2 (ko)
KR (1) KR0176716B1 (ko)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69329376T2 (de) * 1992-12-30 2001-01-04 Samsung Electronics Co., Ltd. Verfahren zur Herstellung einer SOI-Transistor-DRAM
US6831322B2 (en) 1995-06-05 2004-12-14 Fujitsu Limited Semiconductor memory device and method for fabricating the same
US6242298B1 (en) 1997-08-29 2001-06-05 Kabushiki Kaisha Toshiba Semiconductor memory device having epitaxial planar capacitor and method for manufacturing the same
KR100450788B1 (ko) * 1997-10-10 2004-12-08 삼성전자주식회사 단결정실리콘박막트랜지스터강유전체랜덤액세스메모리제조방법
KR100282216B1 (ko) * 1998-01-15 2001-02-15 윤종용 소이 디램 및 그의 제조 방법
JP2001118999A (ja) * 1999-10-15 2001-04-27 Hitachi Ltd ダイナミック型ramと半導体装置
KR100360592B1 (ko) * 1999-12-08 2002-11-13 동부전자 주식회사 반도체 장치 및 그 제조 방법
US6278158B1 (en) * 1999-12-29 2001-08-21 Motorola, Inc. Voltage variable capacitor with improved C-V linearity
TW503439B (en) * 2000-01-21 2002-09-21 United Microelectronics Corp Combination structure of passive element and logic circuit on silicon on insulator wafer
US6465331B1 (en) * 2000-08-31 2002-10-15 Micron Technology, Inc. DRAM fabricated on a silicon-on-insulator (SOI) substrate having bi-level digit lines
US6706608B2 (en) * 2001-02-28 2004-03-16 Micron Technology, Inc. Memory cell capacitors having an over/under configuration
JP2010050374A (ja) * 2008-08-25 2010-03-04 Seiko Instruments Inc 半導体装置
US9012993B2 (en) * 2011-07-22 2015-04-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6142949A (ja) * 1984-08-07 1986-03-01 Mitsubishi Electric Corp 半導体記憶装置
JPS6344755A (ja) * 1987-08-10 1988-02-25 Chiyou Lsi Gijutsu Kenkyu Kumiai 半導体集積回路装置

Also Published As

Publication number Publication date
US6072208A (en) 2000-06-06
JP2940169B2 (ja) 1999-08-25
JPH04216667A (ja) 1992-08-06
KR0176716B1 (ko) 1999-03-20

Similar Documents

Publication Publication Date Title
KR940016841A (ko) 정적 램 셀 및 메모리 소자
KR980006394A (ko) 반도체 장치
KR930017082A (ko) 첩합층을 가진 반도체디바이스와 그 제조방법
KR920013713A (ko) 반도체메모리장치 및 그 제조방법
KR930003329A (ko) 반도체집적회로장치 및 그 제조방법
KR930020690A (ko) 동적 메모리 셀
KR910019237A (ko) 커패시터 dram 셀의 제조방법
KR910020904A (ko) 반도체기억장치 및 그 제조 방법
KR910005460A (ko) 반도체 메모리 장치
KR960006012A (ko) 불휘발성 반도체 메모리 소자 및 그의 제조방법
KR910001985A (ko) 반도체 메모리소자
KR910010722A (ko) 반도체기억장치
KR900005463A (ko) 반도체 기억장치 및 그 제조방법
KR850005172A (ko) 직렬접속한 misfet와 캐파시터를 가진 반도체 집적회로 장치
KR880011808A (ko) 불휘발성 반도체기억장치
KR940022841A (ko) 반도체장치의 커패시터 및 그 제조방법
KR840000082A (ko) 반도체 기억장치와 그 제조법
KR910010750A (ko) 반도체 기억장치
JPS6481358A (en) Semiconductor integrated circuit device
JPS6480066A (en) Semiconductor integrated circuit device
KR920020719A (ko) 반도체 메로리의 제조방법
KR970072416A (ko) 반도체 기억장치의 셀 커패시터 제조방법
KR920005814A (ko) 전계효과트랜지스터, 메모리셀, 반도체기억장치 및 전계효과트랜지스터의 제조방법
KR850003612A (ko) 반도체 기억 장치
KR930003349A (ko) 반도체 장치의 확장된 스택형 캐패시터

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111109

Year of fee payment: 14

EXPY Expiration of term