KR910003559A - 듀얼 포트 메모리를 사용한 플랫 패널 디스플레이 표시 제어장치 - Google Patents

듀얼 포트 메모리를 사용한 플랫 패널 디스플레이 표시 제어장치 Download PDF

Info

Publication number
KR910003559A
KR910003559A KR1019900011425A KR900011425A KR910003559A KR 910003559 A KR910003559 A KR 910003559A KR 1019900011425 A KR1019900011425 A KR 1019900011425A KR 900011425 A KR900011425 A KR 900011425A KR 910003559 A KR910003559 A KR 910003559A
Authority
KR
South Korea
Prior art keywords
display
flat panel
port
display data
memory
Prior art date
Application number
KR1019900011425A
Other languages
English (en)
Other versions
KR940000598B1 (ko
Inventor
히로키 젠다
Original Assignee
아오이 죠이치
가부시기가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시기가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR910003559A publication Critical patent/KR910003559A/ko
Application granted granted Critical
Publication of KR940000598B1 publication Critical patent/KR940000598B1/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/147Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
    • G06F3/1475Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels with conversion of CRT control signals to flat panel control signals, e.g. adapting the palette memory
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363Graphics controllers
    • G09G5/366Graphics controllers with conversion of CRT control signals to flat panel control signals, e.g. adapting the palette memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1423Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
    • G06F3/1431Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display using a single graphics controller
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Computer Graphics (AREA)
  • General Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

내용 없음.

Description

듀얼 포트 메모리를 사용한 플랫 패널 디스플레이 표시 제어장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 일실시예를 도시한 블록도.
제2도는 제1도에 도시한 블록도의 상세도.

Claims (5)

  1. 플랫패널 디스플레이(40) 및 CRT 디스플레이(50)에 표시하는 표시 데이타를 격납하는 비디오 랜덤 액세스 메모리(RAM)(33)와, 소정의 음극선관(CRT) 표시타이밍으로 상기 비디오 RAM에 격납된 표시 데이타를 판독하는 CRT 콘트롤러(31)와, 상기 플랫 패널 디스플레이용 표시데이타를 격납하는 프레임 메모리(70)와, 상기 프레임 메모리에 격납된 상기 표시 데이타를 판독하여 상기 플랫패널 디스플레이에 표시하는 플랫패널 표시제어회로(32)를 구비한 플랫패널용 표시제어장치에 있어서, 상기 프레임 메모리는 듀얼 포트 메모리(71,73)로 구성되고, 상기 플랫패널 디스플레이 표시 제어회로는 상기 CRT의 표시 타이밍에 동기하여 상기 CRT 콘트롤러가 판독한 상기 표시 데이타를 상기 프레임 메모리에 기입하고, 상기 플랫 패널 디스플레이의 표시 타이밍으로 상기 프레임 메모리에 격납된 표시 데이타를 판독하는 것을 특징으로 하는 플랫 패널용 표시제어장치.
  2. 제1항에 있어서, 상기 프레임 메모리를 구성하는 듀얼 포트 메모리의 한쪽의 포트가 기입용 포트로서 지정되고 다른쪽 포트가 판독용 포트로서 지정되며, 상기 플랫 패널 표시 제어 회로는, 상기 CRT 디스플레이의 표시 타이밍에 동기하여 상기 표시데이타를 상기 기입용 포트에 기입하고 상기 플랫 패널 디스플레이의 표시 타이밍에 동기하여 상기 표시 데이타를 판독 포트로 부터 판독하는 것을 특징으로 하는 플랫패널용 표시 제어장치.
  3. 제2항에 있어서, 상기 플랫 패널 표시 제어회로는 듀얼 포트 메모리의 기입용 포트로의 표시데이타의 기입동작과 상기 듀얼 포트메모리의 판독용 포트로부터 표시 데이타의 판독 동작을 병렬로 행하는 것을 특징으로 하는 플랫패널용 표시제어장치.
  4. 제1항에 있어서, 상기 플랫패널 디스플레이는 액정 표시장치인 것을 특징으로 하는 플랫 패널용 표시 제어장치.
  5. 제1항에 있어서, 상기 플랫패널 디스플레이는 플라즈마 디스플레이인 것을 특징으로 하는 플랫패널용 표시제어장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900011425A 1989-07-31 1990-07-27 듀얼 포트 메모리를 사용한 플랫 패널 디스플레이 표시 제어장치 KR940000598B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP1-198354 1989-07-31
JP89-198354 1989-07-31
JP1198354A JPH0362090A (ja) 1989-07-31 1989-07-31 フラットパネル表示制御回路

Publications (2)

Publication Number Publication Date
KR910003559A true KR910003559A (ko) 1991-02-27
KR940000598B1 KR940000598B1 (ko) 1994-01-26

Family

ID=16389715

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900011425A KR940000598B1 (ko) 1989-07-31 1990-07-27 듀얼 포트 메모리를 사용한 플랫 패널 디스플레이 표시 제어장치

Country Status (4)

Country Link
US (1) US5218274A (ko)
EP (1) EP0411464A3 (ko)
JP (1) JPH0362090A (ko)
KR (1) KR940000598B1 (ko)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5555460A (en) * 1989-11-29 1996-09-10 Chips And Technologies, Inc. Method and apparatus for providing a reformatted video image to a display
JP2899073B2 (ja) * 1990-06-18 1999-06-02 キヤノン株式会社 画像情報制御装置
JP2609478B2 (ja) * 1990-06-22 1997-05-14 三菱電機株式会社 テレビ画像表示装置
JPH0743581B2 (ja) * 1990-10-31 1995-05-15 ヤマハ株式会社 ディスプレイ制御装置
US5309168A (en) * 1990-10-31 1994-05-03 Yamaha Corporation Panel display control device
JPH0519747A (ja) * 1991-07-09 1993-01-29 Toshiba Corp 表示制御装置
DE4129459A1 (de) * 1991-09-05 1993-03-11 Thomson Brandt Gmbh Verfahren und vorrichtung zur ansteuerung von matrixdisplays
JPH0580720A (ja) * 1991-09-18 1993-04-02 Canon Inc 表示制御装置
JPH05210085A (ja) * 1992-01-30 1993-08-20 Canon Inc 表示制御装置
US5526024A (en) * 1992-03-12 1996-06-11 At&T Corp. Apparatus for synchronization and display of plurality of digital video data streams
US6078316A (en) * 1992-03-16 2000-06-20 Canon Kabushiki Kaisha Display memory cache
JPH05303348A (ja) * 1992-04-24 1993-11-16 Nec Eng Ltd Lcdビデオ信号インタフェース装置
US5444458A (en) * 1993-02-22 1995-08-22 Casio Computer Co., Ltd. Display data write control device
US5500654A (en) * 1993-12-27 1996-03-19 Kabushiki Kaisha Toshiba VGA hardware window control system
TW270993B (en) * 1994-02-21 1996-02-21 Hitachi Seisakusyo Kk Matrix liquid crystal display and driving circuit therefor
FR2719928B1 (fr) * 1994-05-10 1996-08-02 Essilor Int Procédé de transformation d'une image vidéo en une image pour matrice d'affichage.
US6014126A (en) * 1994-09-19 2000-01-11 Sharp Kabushiki Kaisha Electronic equipment and liquid crystal display
US5841418A (en) * 1995-06-07 1998-11-24 Cirrus Logic, Inc. Dual displays having independent resolutions and refresh rates
JP2996899B2 (ja) * 1995-07-20 2000-01-11 インターナショナル・ビジネス・マシーンズ・コーポレイション データ供給装置、液晶表示装置及びコンピュータ
US5874928A (en) * 1995-08-24 1999-02-23 Philips Electronics North America Corporation Method and apparatus for driving a plurality of displays simultaneously
US5977933A (en) * 1996-01-11 1999-11-02 S3, Incorporated Dual image computer display controller
US5758135A (en) * 1996-09-24 1998-05-26 Seiko Epson Corporation System and method for fast clocking a digital display in a multiple concurrent display system
US6154225A (en) * 1996-10-11 2000-11-28 Silicon Motion, Inc. Virtual refresh™ architecture for a video-graphics controller
GB2329741A (en) * 1997-09-29 1999-03-31 Holtek Microelectronics Inc Liquid crystal display driver
US7554510B1 (en) * 1998-03-02 2009-06-30 Ati Technologies Ulc Method and apparatus for configuring multiple displays associated with a computing system
US6313813B1 (en) 1999-10-21 2001-11-06 Sony Corporation Single horizontal scan range CRT monitor
US6823525B1 (en) * 2000-01-21 2004-11-23 Ati Technologies Inc. Method for displaying single monitor applications on multiple monitors driven by a personal computer
EP1331624A1 (en) * 2002-01-23 2003-07-30 Koninklijke Philips Electronics N.V. Method of and apparatus for driving a plasma display panel
JP4620974B2 (ja) * 2004-06-30 2011-01-26 富士通株式会社 表示パネル用制御装置及びそれを有する表示装置
KR100666603B1 (ko) * 2005-03-24 2007-01-09 삼성전자주식회사 멀티 디스플레이 구동 회로 및 멀티 디스플레이 구동회로의 동작 방법
JP5958224B2 (ja) * 2012-09-19 2016-07-27 株式会社Jvcケンウッド 表示装置及び表示方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3771145B1 (en) * 1971-02-01 1994-11-01 Wiener Patricia P. Integrated circuit read-only memory
US3928845A (en) * 1974-12-11 1975-12-23 Rca Corp Character generator system selectively providing different dot-matrix size symbols
US4121283A (en) * 1977-01-17 1978-10-17 Cromemco Inc. Interface device for encoding a digital image for a CRT display
US4430649A (en) * 1978-07-21 1984-02-07 Radio Shack Video processing system
JPS56122132U (ko) * 1980-02-18 1981-09-17
US4344021A (en) * 1980-07-21 1982-08-10 Rca Corporation System for compensating for transfer characteristic variations of electron guns
US4454593A (en) * 1981-05-19 1984-06-12 Bell Telephone Laboratories, Incorporated Pictorial information processing technique
US4422163A (en) * 1981-09-03 1983-12-20 Vend-A-Copy, Inc. Power down circuit for data protection in a microprocessor-based system
US4536856A (en) * 1982-06-07 1985-08-20 Sord Computer Systems, Inc. Method of and apparatus for controlling the display of video signal information
US4562435A (en) * 1982-09-29 1985-12-31 Texas Instruments Incorporated Video display system using serial/parallel access memories
US4574279A (en) * 1982-11-03 1986-03-04 Compaq Computer Corporation Video display system having multiple selectable screen formats
US4566005A (en) * 1983-03-07 1986-01-21 International Business Machines Corporation Data management for plasma display
US4679038A (en) * 1983-07-18 1987-07-07 International Business Machines Corporation Band buffer display system
JPS6085678A (ja) * 1983-10-17 1985-05-15 Canon Inc 画像表示装置
US4611203A (en) * 1984-03-19 1986-09-09 International Business Machines Corporation Video mode plasma display
EP0162300B1 (en) * 1984-04-20 1992-12-30 Hitachi, Ltd. Input integrated flat panel display system
JPS60227296A (ja) * 1984-04-25 1985-11-12 シャープ株式会社 表示制御方式
US4628534A (en) * 1984-07-06 1986-12-09 Honeywell Information Systems Inc. Method for changing the resolution of compressed image data
WO1986003610A1 (en) * 1984-12-06 1986-06-19 Dainippon Screen Mfg. Co., Ltd. Method and apparatus for compressing image data
US4847788A (en) * 1985-03-01 1989-07-11 Hitachi, Ltd. Graphic data processing method and system
JPS61213896A (ja) * 1985-03-19 1986-09-22 株式会社 アスキ− デイスプレイコントロ−ラ
JPH0736104B2 (ja) * 1985-03-27 1995-04-19 株式会社アスキ− デイスプレイコントロ−ラ
US4763279A (en) * 1985-12-26 1988-08-09 International Business Machines Corporation Method and apparatus for converting dot matrix display data of one resolution to a format for displaying on a display device having a different resolution
DE3782450T2 (de) * 1986-04-25 1993-03-18 Seiko Instr Inc Interface, zum beispiel fuer eine fluessigkristallanzeige.
JPH0782306B2 (ja) * 1986-05-30 1995-09-06 株式会社日立製作所 ビデオインターフェース方法及び装置
JPS6313551A (ja) * 1986-07-04 1988-01-20 Hitachi Ltd プリンタの受信制御装置
JPH01191195A (ja) * 1988-01-27 1989-08-01 Toshiba Corp 表示システム

Also Published As

Publication number Publication date
EP0411464A2 (en) 1991-02-06
EP0411464A3 (en) 1992-05-06
US5218274A (en) 1993-06-08
KR940000598B1 (ko) 1994-01-26
JPH0362090A (ja) 1991-03-18

Similar Documents

Publication Publication Date Title
KR910003559A (ko) 듀얼 포트 메모리를 사용한 플랫 패널 디스플레이 표시 제어장치
KR900006903A (ko) 디스플레이 시스템
KR860008490A (ko) 인접표시 구역의 화상표시 방법 및 그 장치
KR870003647A (ko) 비데오 텍스 단말기
KR870011615A (ko) 부분 서입 제어장치
KR940020208A (ko) 문자 표시 장치
EP0312720A3 (en) Double buffered graphics design system
KR900007186A (ko) 컴퓨터시스템의 출력 디스플레이를 빠르게 지우는 장치
KR960700490A (ko) 행방향 주소 스트로브 사이클을 갖지않고 프레임버퍼에 영향을 미치는 동작을 제공하기 위한 방법 및 장치(method and apparatus for providing operations affecting a frame buffer without a row adderss strobe cycle)
KR900002230A (ko) 매트릭스 표시장치와 매트릭스 표시장치에 공급될 표시데이타를 기억하기 위한 표시데이타 공급회로
US5818417A (en) Automatic virtual display panning circuit for providing VGA display data to a lower resolution display and method therefor
KR100472478B1 (ko) 메모리 억세스 제어방법 및 장치
JPS6413191A (en) Image display device for sample
KR940000603B1 (ko) 디스플레이제어장치
KR890015113A (ko) 문자 표시장치
JPH02115996A (ja) メモリカード
GB2202720B (en) Raster scan display system with random access memory character generator
KR960004654B1 (ko) 모니터 전용 파이포 회로의 어드레스 제어 회로
KR960016740B1 (ko) 그래픽스 시스템
JPS6488587A (en) Display controller
KR0165394B1 (ko) 화상처리장치의 메모리 리프레쉬 방법 및 장치
JPS5457839A (en) Display memory control system
JPS5447445A (en) Memory unit
JPS6122391A (ja) 表示装置の複写制御方式
KR910003637A (ko) 디스플레이 문자 저장용 메모리 제어회로 및 방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee