KR900015300A - 반도체장치의 제조방법 - Google Patents

반도체장치의 제조방법

Info

Publication number
KR900015300A
KR900015300A KR1019900003198A KR900003198A KR900015300A KR 900015300 A KR900015300 A KR 900015300A KR 1019900003198 A KR1019900003198 A KR 1019900003198A KR 900003198 A KR900003198 A KR 900003198A KR 900015300 A KR900015300 A KR 900015300A
Authority
KR
South Korea
Prior art keywords
manufacturing
semiconductor device
semiconductor
Prior art date
Application number
KR1019900003198A
Other languages
English (en)
Other versions
KR930003145B1 (ko
Inventor
슈우니찌 나가타
Original Assignee
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰 가부시끼가이샤 filed Critical 후지쓰 가부시끼가이샤
Publication of KR900015300A publication Critical patent/KR900015300A/ko
Application granted granted Critical
Publication of KR930003145B1 publication Critical patent/KR930003145B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/927—Electromigration resistant metallization
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/937—Hillock prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1019900003198A 1989-03-10 1990-03-10 반도체장치의 제조방법 KR930003145B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP89-58148 1989-03-10
JP1058148A JPH02237135A (ja) 1989-03-10 1989-03-10 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
KR900015300A true KR900015300A (ko) 1990-10-26
KR930003145B1 KR930003145B1 (ko) 1993-04-22

Family

ID=13075906

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900003198A KR930003145B1 (ko) 1989-03-10 1990-03-10 반도체장치의 제조방법

Country Status (5)

Country Link
US (1) US5082801A (ko)
EP (1) EP0387098B1 (ko)
JP (1) JPH02237135A (ko)
KR (1) KR930003145B1 (ko)
DE (1) DE69023524D1 (ko)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02312235A (ja) * 1989-05-26 1990-12-27 Fujitsu Ltd 半導体装置の製造方法
JP2926864B2 (ja) * 1990-04-12 1999-07-28 ソニー株式会社 銅系金属膜のエッチング方法
US5420077A (en) * 1990-06-29 1995-05-30 Sharp Kabushiki Kaisha Method for forming a wiring layer
JP2921773B2 (ja) * 1991-04-05 1999-07-19 三菱電機株式会社 半導体装置の配線接続構造およびその製造方法
JPH05267471A (ja) * 1991-04-05 1993-10-15 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JP2811131B2 (ja) * 1991-04-26 1998-10-15 三菱電機株式会社 半導体装置の配線接続構造およびその製造方法
US5252515A (en) * 1991-08-12 1993-10-12 Taiwan Semiconductor Manufacturing Company Method for field inversion free multiple layer metallurgy VLSI processing
KR940008323B1 (ko) * 1991-10-16 1994-09-12 삼성전자 주식회사 반도체장치의 층간접속방법
US5424570A (en) * 1992-01-31 1995-06-13 Sgs-Thomson Microelectronics, Inc. Contact structure for improving photoresist adhesion on a dielectric layer
US5323047A (en) * 1992-01-31 1994-06-21 Sgs-Thomson Microelectronics, Inc. Structure formed by a method of patterning a submicron semiconductor layer
JP2755035B2 (ja) * 1992-03-28 1998-05-20 ヤマハ株式会社 多層配線形成法
EP0564136B1 (en) * 1992-03-31 1998-06-03 STMicroelectronics, Inc. Method for planarization of an integrated circuit
KR950006343B1 (ko) * 1992-05-16 1995-06-14 금성일렉트론주식회사 반도체 장치의 제조방법
US5385868A (en) * 1994-07-05 1995-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Upward plug process for metal via holes
DE4442652A1 (de) * 1994-11-30 1996-01-25 Siemens Ag Verfahren zur Herstellung eines Kontaktloches auf eine Metallisierungsebene einer dreidimensionalen Schaltungsanordnung
US5661082A (en) * 1995-01-20 1997-08-26 Motorola, Inc. Process for forming a semiconductor device having a bond pad
US5717631A (en) * 1995-07-21 1998-02-10 Carnegie Mellon University Microelectromechanical structure and process of making same
US6143648A (en) * 1997-02-18 2000-11-07 Motorola, Inc. Method for forming an integrated circuit
US6162583A (en) * 1998-03-20 2000-12-19 Industrial Technology Research Institute Method for making intermetal dielectrics (IMD) on semiconductor integrated circuits using low dielectric constant spin-on polymers
US6153516A (en) * 1998-09-10 2000-11-28 Vanguard International Semiconductor Corporation Method of fabricating a modified polysilicon plug structure
JP2001185619A (ja) 1999-12-27 2001-07-06 Mitsubishi Electric Corp コンタクト構造の製造方法
DE10257681B4 (de) 2002-12-10 2008-11-13 Infineon Technologies Ag Verfahren zum Herstellen einer integrierten Schaltungsanordnung, die eine Metallnitridschicht enthält, und integrierte Schaltungsanordnung
KR100571673B1 (ko) * 2003-08-22 2006-04-17 동부아남반도체 주식회사 반도체 소자의 비아 홀 형성 방법
KR101101192B1 (ko) * 2004-08-26 2012-01-03 동부일렉트로닉스 주식회사 반도체 소자의 금속 배선 형성 방법
JP5667868B2 (ja) * 2010-12-24 2015-02-12 株式会社半導体エネルギー研究所 半導体装置の作製方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3922184A (en) * 1973-12-26 1975-11-25 Ibm Method for forming openings through insulative layers in the fabrication of integrated circuits
JPS5534444A (en) * 1978-08-31 1980-03-11 Fujitsu Ltd Preparation of semiconductor device
US4381595A (en) * 1979-10-09 1983-05-03 Mitsubishi Denki Kabushiki Kaisha Process for preparing multilayer interconnection
JPS56146253A (en) * 1980-04-16 1981-11-13 Hitachi Ltd Semiconductor device
JPS5740956A (en) * 1980-08-25 1982-03-06 Fujitsu Ltd Semiconductor device
JPS57170550A (en) * 1981-04-15 1982-10-20 Toshiba Corp Manufacture of semiconductor device
JPS6017040A (ja) * 1983-07-08 1985-01-28 Sumitomo Metal Mining Co Ltd 軟化温度の低い高導電用銅合金
JPS6037145A (ja) * 1983-08-08 1985-02-26 Nec Corp 半導体装置の製造方法
US4507852A (en) * 1983-09-12 1985-04-02 Rockwell International Corporation Method for making a reliable ohmic contact between two layers of integrated circuit metallizations
US4920071A (en) * 1985-03-15 1990-04-24 Fairchild Camera And Instrument Corporation High temperature interconnect system for an integrated circuit
JPS6247122A (ja) * 1985-08-26 1987-02-28 Toshiba Corp 半導体装置の製造方法
JPS6278854A (ja) * 1985-09-30 1987-04-11 Mitsubishi Electric Corp 配線体の形成方法
FR2588418B1 (fr) * 1985-10-03 1988-07-29 Bull Sa Procede de formation d'un reseau metallique multicouche d'interconnexion des composants d'un circuit integre de haute densite et circuit integre en resultant
US4782380A (en) * 1987-01-22 1988-11-01 Advanced Micro Devices, Inc. Multilayer interconnection for integrated circuit structure having two or more conductive metal layers
JPS63258021A (ja) * 1987-04-16 1988-10-25 Toshiba Corp 接続孔の形成方法
DE3815569A1 (de) * 1987-05-07 1988-12-29 Intel Corp Verfahren zum selektiven abscheiden eines leitenden materials bei der herstellung integrierter schaltungen
JPH0834311B2 (ja) * 1987-06-10 1996-03-29 日本電装株式会社 半導体装置の製造方法
JPS6469031A (en) * 1987-09-10 1989-03-15 Matsushita Electronics Corp Manufacture of semiconductor device
US4962414A (en) * 1988-02-11 1990-10-09 Sgs-Thomson Microelectronics, Inc. Method for forming a contact VIA
JPH01255250A (ja) * 1988-04-05 1989-10-12 Fujitsu Ltd 多層配線形成方法
JP2776826B2 (ja) * 1988-04-15 1998-07-16 株式会社日立製作所 半導体装置およびその製造方法

Also Published As

Publication number Publication date
EP0387098A2 (en) 1990-09-12
JPH02237135A (ja) 1990-09-19
US5082801A (en) 1992-01-21
KR930003145B1 (ko) 1993-04-22
EP0387098A3 (en) 1991-08-14
EP0387098B1 (en) 1995-11-15
DE69023524D1 (de) 1995-12-21

Similar Documents

Publication Publication Date Title
KR900012335A (ko) 반도체장치의 제조방법
KR890012373A (ko) 반도체장치의 제조방법
DE69030775D1 (de) Herstelllungsverfahren einer Halbleitervorrichtung
KR900012368A (ko) 반도체 장치의 제조 방법
DE68927026D1 (de) Herstellungsverfahren einer Halbleitervorrichtung
KR900015300A (ko) 반도체장치의 제조방법
KR900008660A (ko) 반도체장치의 제조방법
KR900008644A (ko) 반도체 장치 제조 방법
KR880006786A (ko) 반도체장치의 제조방법
KR890015368A (ko) 반도체장치 제조방법
KR900019176A (ko) 반도체장치의 제조방법
EP0405659A3 (en) A method of manufacturing a semiconductor device
DE69006434D1 (de) Herstellungsverfahren einer Halbleiteranordnung.
KR900012342A (ko) 반도체장치의 제조방법
KR900012331A (ko) 반도체장치의 제조방법
EP0425037A3 (en) A method of manufacturing a semiconductor device
KR880008418A (ko) 반도체장치의 제조방법
KR900013613A (ko) 반도체장치의 제조방법
KR910007132A (ko) 반도체장치의 제조방법
KR900013619A (ko) 반도체장치의 제조방법
KR910001871A (ko) 반도체 소자 제조방법
KR900011045A (ko) 반도체장치의 제조방법
KR900007072A (ko) 반도체장치의 제조방법
KR910005477A (ko) 반도체 장치의 제조방법
KR910007138A (ko) 반도체장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050408

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee