KR850008085A - 샘플링 클록 재생회로 - Google Patents

샘플링 클록 재생회로

Info

Publication number
KR850008085A
KR850008085A KR1019850003527A KR850003527A KR850008085A KR 850008085 A KR850008085 A KR 850008085A KR 1019850003527 A KR1019850003527 A KR 1019850003527A KR 850003527 A KR850003527 A KR 850003527A KR 850008085 A KR850008085 A KR 850008085A
Authority
KR
South Korea
Prior art keywords
sampling clock
regeneration circuit
clock regeneration
circuit
sampling
Prior art date
Application number
KR1019850003527A
Other languages
English (en)
Other versions
KR900006472B1 (ko
Inventor
도시유끼 다나베
미노루 노구찌
Original Assignee
가부시끼가이샤 도오시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP59105123A external-priority patent/JPS60248088A/ja
Priority claimed from JP59105121A external-priority patent/JPS60248086A/ja
Priority claimed from JP59105122A external-priority patent/JPS60248087A/ja
Application filed by 가부시끼가이샤 도오시바 filed Critical 가부시끼가이샤 도오시바
Publication of KR850008085A publication Critical patent/KR850008085A/ko
Application granted granted Critical
Publication of KR900006472B1 publication Critical patent/KR900006472B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/08—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division
    • H04N7/087—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division with signal insertion during the vertical blanking interval only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
    • H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
    • H04N7/0352—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for regeneration of the clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
KR1019850003527A 1984-05-24 1985-05-22 샘플링 클록 재생회로 KR900006472B1 (ko)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP59-105121 1984-05-24
JP59105123A JPS60248088A (ja) 1984-05-24 1984-05-24 サンプリングクロツク再生回路
JP59-105122 1984-05-24
JP59105121A JPS60248086A (ja) 1984-05-24 1984-05-24 サンプリングクロツク再生回路
JP59105122A JPS60248087A (ja) 1984-05-24 1984-05-24 サンプリングクロック再生回路
JP59-105123 1984-05-24

Publications (2)

Publication Number Publication Date
KR850008085A true KR850008085A (ko) 1985-12-11
KR900006472B1 KR900006472B1 (ko) 1990-08-31

Family

ID=27310406

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850003527A KR900006472B1 (ko) 1984-05-24 1985-05-22 샘플링 클록 재생회로

Country Status (5)

Country Link
US (1) US4672639A (ko)
EP (1) EP0165498B1 (ko)
KR (1) KR900006472B1 (ko)
CA (1) CA1252156A (ko)
DE (1) DE3574100D1 (ko)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4675612A (en) * 1985-06-21 1987-06-23 Advanced Micro Devices, Inc. Apparatus for synchronization of a first signal with a second signal
JPS6220488A (ja) * 1985-07-19 1987-01-29 Toshiba Corp 文字多重放送受信装置
DE3627135C2 (de) * 1986-08-09 1994-11-24 Philips Patentverwaltung Bitsynchronisation eines Datenblocks in einem Empfänger
US4756011A (en) * 1986-12-24 1988-07-05 Bell Communications Research, Inc. Digital phase aligner
US4955040A (en) * 1987-10-27 1990-09-04 Siemens Aktiengesellschaft Method and apparatus for generating a correction signal in a digital clock recovery device
JPH07114348B2 (ja) * 1987-12-11 1995-12-06 日本電気株式会社 論理回路
JP2512786B2 (ja) * 1988-07-18 1996-07-03 富士通株式会社 位相整合回路
EP0390958A1 (de) * 1989-04-07 1990-10-10 Siemens Aktiengesellschaft Verfahren zur Datentaktregenerierung für Datensignale und Schaltungsanordnung zur Durchführung des Verfahrens
US4959846A (en) * 1989-09-11 1990-09-25 Raynet Corporation Clock recovery apparatus including a clock frequency adjuster
US4975929A (en) * 1989-09-11 1990-12-04 Raynet Corp. Clock recovery apparatus
US5022056A (en) * 1989-10-23 1991-06-04 National Semiconductor Corporation Method and structure for digital phase synchronization
US4965884A (en) * 1989-11-22 1990-10-23 Northern Telecom Limited Data alignment method and apparatus
US5220206A (en) * 1990-06-29 1993-06-15 Analog Devices, Inc. Control apparatus with improved recovery from power reduction, and storage device therefor
JP2812453B2 (ja) 1990-06-29 1998-10-22 アナログ・ディバイセス・インコーポレーテッド 多相クロック信号生成装置およびその位相検出器および復元装置
DE59009539D1 (de) * 1990-08-29 1995-09-21 Itt Ind Gmbh Deutsche Signal-Abtrennvorrichtung.
US5185768A (en) * 1990-10-09 1993-02-09 International Business Machines Corporation Digital integrating clock extractor
JPH0778774B2 (ja) * 1991-02-22 1995-08-23 インターナショナル・ビジネス・マシーンズ・コーポレイション 短待ち時間データ回復装置及びメッセージデータの同期化方法
US5220581A (en) * 1991-03-28 1993-06-15 International Business Machines Corporation Digital data link performance monitor
JPH05199481A (ja) * 1992-01-23 1993-08-06 Fanuc Ltd ビデオ信号の位相制御回路
US5255292A (en) * 1992-03-27 1993-10-19 Motorola, Inc. Method and apparatus for modifying a decision-directed clock recovery system
JPH07154381A (ja) * 1993-11-30 1995-06-16 Hitachi Ltd データ転送装置
KR960002463B1 (ko) * 1993-12-11 1996-02-17 한국전기통신공사 고속데이타 전송에서의 디지틀 데이타 리타이밍 장치
EP0758171A3 (en) * 1995-08-09 1997-11-26 Symbios Logic Inc. Data sampling and recovery
US5744992A (en) * 1995-12-20 1998-04-28 Vlsi Technology, Inc. Digital phase shifter
JP3823420B2 (ja) * 1996-02-22 2006-09-20 セイコーエプソン株式会社 ドットクロック信号を調整するための方法及び装置
IT1284718B1 (it) * 1996-07-31 1998-05-21 Cselt Centro Studi Lab Telecom Dispositivo e procedimento per allineare temporalmente segnali numerici, ad esempio un segnale di orologio ed un flusso di dati.
JP3072720B2 (ja) * 1997-07-11 2000-08-07 日本電気株式会社 情報処理装置
SE511852C2 (sv) * 1997-07-14 1999-12-06 Ericsson Telefon Ab L M Klockfasjusterare för återvinning av datapulser
JP2001521338A (ja) * 1997-07-17 2001-11-06 ワボ コーポレイション 信号中のデータを伝送および復号化するための方法およびシステム
US6229859B1 (en) 1997-09-04 2001-05-08 Silicon Image, Inc. System and method for high-speed, synchronized data communication
US6181757B1 (en) * 1998-04-27 2001-01-30 Motorola Inc. Retiming method and means
US6363129B1 (en) * 1998-11-09 2002-03-26 Broadcom Corporation Timing recovery system for a multi-pair gigabit transceiver
JP3391442B2 (ja) * 1999-11-05 2003-03-31 日本電気株式会社 クロック識別再生回路及びクロック識別再生方法
US20030222693A1 (en) * 1999-12-28 2003-12-04 Shai Cohen Variable delay generator
GB2366971A (en) * 2000-09-13 2002-03-20 Marconi Comm Ltd Bit and frame synchronisation
JP3622685B2 (ja) * 2000-10-19 2005-02-23 セイコーエプソン株式会社 サンプリングクロック生成回路、データ転送制御装置及び電子機器
US20020191603A1 (en) 2000-11-22 2002-12-19 Yeshik Shin Method and system for dynamic segmentation of communications packets
JP2003099152A (ja) * 2001-09-21 2003-04-04 Konica Corp 信号制御装置
GB2385728B (en) * 2002-02-26 2006-07-12 Fujitsu Ltd Clock recovery circuitry
US7231008B2 (en) * 2002-11-15 2007-06-12 Vitesse Semiconductor Corporation Fast locking clock and data recovery unit
US20040117691A1 (en) * 2002-12-13 2004-06-17 George Fang Method and related device for reliably receiving a digital signal
ATE358925T1 (de) * 2004-01-19 2007-04-15 Vitesse Semiconductor Corp Schnell verriegelnde takt- und datenrückgewinnungseinheit
US7545898B2 (en) * 2004-02-13 2009-06-09 Broadcom Corporation System and method for clock rate determination
US8223909B2 (en) * 2007-06-15 2012-07-17 Panasonic Corporation Digital sampling apparatuses and methods
US8411811B2 (en) * 2010-05-07 2013-04-02 Stmicroelectronics Pvt. Ltd. High jitter and frequency drift tolerant clock data recovery
WO2011142721A1 (en) * 2010-05-14 2011-11-17 Agency For Science, Technology And Research System and method of sampling a signal having a plurality of identically shaped pulses
US8483344B2 (en) 2011-06-13 2013-07-09 Stephen C. Dillinger Fast lock serializer-deserializer (SERDES) architecture
JP6413711B2 (ja) * 2014-12-02 2018-10-31 富士通株式会社 試験回路および試験回路の制御方法
JP6488699B2 (ja) * 2014-12-26 2019-03-27 富士通株式会社 試験回路および試験回路の制御方法
CN105955347B (zh) * 2016-06-12 2020-12-22 上海空间电源研究所 基于硬件滞回电路实现自主热控功能的方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3633115A (en) * 1970-04-22 1972-01-04 Itt Digital voltage controlled oscillator producing an output clock which follows the phase variation of an input clock
US3959589A (en) * 1975-06-23 1976-05-25 Bell Telephone Laboratories, Incorporated Digital bit stream synchronizer
JPS55162679A (en) * 1979-06-06 1980-12-18 Matsushita Electric Ind Co Ltd Sampling clock reproducing unit
JPS568544A (en) * 1979-07-02 1981-01-28 Fuji Photo Film Co Ltd Method and device for detection of bubble in liquid
JPS56106421A (en) * 1980-01-29 1981-08-24 Nippon Hoso Kyokai <Nhk> Constant ratio delay circuit
CA1177138A (en) * 1981-01-20 1984-10-30 Motoaki Asao Digital signal receiver
JPS5841031A (ja) * 1981-08-31 1983-03-10 光洋自動機株式会社 ラベル貼付装置
JPS598104A (ja) * 1982-07-05 1984-01-17 Hitachi Ltd 情報再生装置のクロスト−ク軽減方法
JPS5986385A (ja) * 1982-11-09 1984-05-18 Toshiba Corp サンプリングパルス生成回路
JPS59225640A (ja) * 1983-06-06 1984-12-18 Nitsuko Ltd クロツク位相同期方式

Also Published As

Publication number Publication date
DE3574100D1 (en) 1989-12-07
EP0165498A1 (en) 1985-12-27
EP0165498B1 (en) 1989-11-02
US4672639A (en) 1987-06-09
CA1252156A (en) 1989-04-04
KR900006472B1 (ko) 1990-08-31

Similar Documents

Publication Publication Date Title
KR850008085A (ko) 샘플링 클록 재생회로
CY2004007I2 (el) (s)-alpha-ethyl-2-oxo-1-pyrrοlidineacetamide
KR860006662U (ko) 계시 장치
FR2564260B1 (fr) Circuit de preaccentuation
NO170867C (no) Arbitrasjekrets
KR860005533A (ko) Pll 회로
KR860010147U (ko) 디지탈필터회로
KR870004577A (ko) 클럭 성형 회로
IT1188434B (it) Disposizione circuitale
IT8553401V0 (it) Orologio
IT1183845B (it) Orologio
KR860003996U (ko) 시계의 타종회로
KR870009069U (ko) 클럭 분주회로
KR850009085U (ko) 시 계
KR860000872U (ko) 시 계
KR860004147U (ko) 시 계
SE8400046D0 (sv) Tidtagarur for sportendamal
IT8553414V0 (it) Orologio
IT8553402V0 (it) Orologio
IT8653359V0 (it) Orologio
BR6601488U (pt) Relogio-anti horario
IT8653358V0 (it) Orologio
SE8504280D0 (sv) Elektronisk senkklocka
AT382728B (de) Multiplizierschaltung
KR870009063U (ko) 시스템클럭 변환회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20000731

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee