KR20040046056A - 누설전류를 방지하는 소자 분리 구조를 갖는 반도체 소자및 그 제조 방법 - Google Patents
누설전류를 방지하는 소자 분리 구조를 갖는 반도체 소자및 그 제조 방법 Download PDFInfo
- Publication number
- KR20040046056A KR20040046056A KR1020020073869A KR20020073869A KR20040046056A KR 20040046056 A KR20040046056 A KR 20040046056A KR 1020020073869 A KR1020020073869 A KR 1020020073869A KR 20020073869 A KR20020073869 A KR 20020073869A KR 20040046056 A KR20040046056 A KR 20040046056A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- semiconductor substrate
- trench
- silicon
- film
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 93
- 238000002955 isolation Methods 0.000 title claims abstract description 27
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 7
- 239000000758 substrate Substances 0.000 claims abstract description 75
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 66
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 66
- 239000010703 silicon Substances 0.000 claims abstract description 66
- 150000004767 nitrides Chemical class 0.000 claims abstract description 21
- 238000000034 method Methods 0.000 claims description 35
- 239000013078 crystal Substances 0.000 claims description 11
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 9
- 239000012535 impurity Substances 0.000 claims description 7
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 6
- 238000000059 patterning Methods 0.000 claims description 6
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 claims description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 claims description 3
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 claims description 3
- 235000011114 ammonium hydroxide Nutrition 0.000 claims description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 239000008367 deionised water Substances 0.000 claims description 3
- 229910021641 deionized water Inorganic materials 0.000 claims description 3
- 150000002222 fluorine compounds Chemical class 0.000 claims description 3
- 239000007789 gas Substances 0.000 claims description 3
- 239000001257 hydrogen Substances 0.000 claims description 3
- 229910052739 hydrogen Inorganic materials 0.000 claims description 3
- 125000004435 hydrogen atom Chemical class [H]* 0.000 claims description 3
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 claims description 3
- 229910017604 nitric acid Inorganic materials 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 3
- 238000001039 wet etching Methods 0.000 claims description 3
- 230000000149 penetrating effect Effects 0.000 claims description 2
- 230000001590 oxidative effect Effects 0.000 claims 1
- 239000012212 insulator Substances 0.000 abstract description 2
- 230000002035 prolonged effect Effects 0.000 abstract 1
- 230000007547 defect Effects 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78639—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a drain or source connected to a bulk conducting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
Abstract
Description
Claims (11)
- 반도체 기판;상기 반도체 기판 상에 차례로 적층된 적어도 한 쌍의 절연층 및 실리콘층;상기 적어도 한 쌍의 절연층 및 실리콘층을 관통하여 상기 반도체 기판을 노출시키는 트렌치;상기 트렌치 내벽과 바닥을 따라 형성되는 트렌치 열산화막;상기 트렌치 열산화막 상에 형성된 질화막 라이너;상기 질화막 라이너 상에 위치하며 상기 트렌치를 채우는 소자분리막; 및상기 적어도 한 쌍의 절연층과 실리콘층을 관통하며 상기 반도체 기판과 접하는 에피택시얼막을 구비하는 반도체 소자.
- 제 1 항에 있어서,상기 질화막 라이너는 상기 절연층 내부에 연장되는 것을 특징으로 하는 반도체 소자.
- 제 1 항에 있어서,상기 에피택시얼막의 하부와 접하며 상기 반도체 기판 내에 형성된 불순물 영역을 더 구비하는 반도체 소자.
- 제 1 항에 있어서,상기 절연층은 열산화막으로 이루어지는 것을 특징으로 하는 반도체 소자.
- 제 1 항에 있어서,상기 실리콘층은 확장된(strained) 실리콘 단결정 구조를 갖는 것을 특징으로 하는 반도체 소자.
- 반도체 기판 상에 적어도 한 쌍의 희생막 및 실리콘층을 차례로 형성하는 단계;상기 적어도 한 쌍의 희생막 및 실리콘층의 소정부분을 차례로 패터닝하여 상기 반도체 기판을 노출시키는 개구부(opening)를 형성하는 단계;상기 개구부 안에서 상기 노출된 반도체 기판으로부터 선택적으로 에피택시얼막(epitaxial layer)을 성장시키어 상기 개구부를 채우는 단계;상기 적어도 한 쌍의 희생막과 실리콘층, 및 상기 반도체 기판의 상부를 차례로 패터닝하여 소자분리막 형성을 위한 트렌치를 형성하는 단계;상기 희생막을 제거하는 단계;상기 반도체 기판을 열산화하여 상기 트렌치의 내벽과 저면에 트렌치 열산화막을 형성하는 동시에 상기 희생막이 제거된 영역을 따라 절연막을 형성하는 단계;상기 트렌치 열산화막 상에 질화막 라이너를 형성하는 단계; 및상기 질화막 라이너 상에 소자분리막을 적층하여 상기 트렌치를 채우는 단계를 구비하는 반도체 소자의 제조 방법.
- 제 6 항에 있어서,상기 절연막은 희생막이 제거된 영역을 따라 콘포말하게 형성되며,상기 질화막 라이너가 상기 트렌치 열산화막 상에 형성될 때, 동시에 상기 절연막의 표면 상에도 상기 질화막 라이너가 형성되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 6 항에 있어서,상기 희생막은 실리콘 게르마늄(SiGe)으로 형성되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 6 항에 있어서,상기 희생막을 제거하는 단계는 수소(H2), 질소(N2), 산소(O2), 및 불소 화합물(NF3, CF4)을 포함하는 그룹에서 선택되는 적어도 하나의 기체의 플라즈마를 이용하여 진행되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 6 항에 있어서,상기 희생막을 제거하는 단계는 암모니아수(NH4OH), 과산화수소(H2O2), 탈이온수(H2O), 질산(HNO3), 및 불산(HF)을 포함하는 그룹에서 선택되는 적어도 하나의 용액을 이용하는 습식식각에 의해 진행되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 6 항에 있어서,상기 개구부를 형성한 후, 상기 개구부의 저면인 상기 반도체 기판 내에 불순물 영역을 형성하는 단계를 더 구비하는 반도체 소자의 제조 방법.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0073869A KR100481868B1 (ko) | 2002-11-26 | 2002-11-26 | 누설전류를 방지하는 소자 분리 구조를 갖는 변형된 에스오아이 기판 및 그 제조 방법 |
US10/706,755 US7015549B2 (en) | 2002-11-26 | 2003-11-12 | Integrated circuit structures including epitaxial silicon layers that extend from an active region through an insulation layer to a substrate |
US11/334,918 US7132349B2 (en) | 2002-11-26 | 2006-01-19 | Methods of forming integrated circuits structures including epitaxial silicon layers in active regions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0073869A KR100481868B1 (ko) | 2002-11-26 | 2002-11-26 | 누설전류를 방지하는 소자 분리 구조를 갖는 변형된 에스오아이 기판 및 그 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20040046056A true KR20040046056A (ko) | 2004-06-05 |
KR100481868B1 KR100481868B1 (ko) | 2005-04-11 |
Family
ID=36584538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2002-0073869A KR100481868B1 (ko) | 2002-11-26 | 2002-11-26 | 누설전류를 방지하는 소자 분리 구조를 갖는 변형된 에스오아이 기판 및 그 제조 방법 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7015549B2 (ko) |
KR (1) | KR100481868B1 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100512173B1 (ko) * | 2003-02-24 | 2005-09-02 | 삼성전자주식회사 | 반도체 기판의 형성 방법 |
KR100567075B1 (ko) * | 2004-12-29 | 2006-04-04 | 주식회사 하이닉스반도체 | 반도체소자의 제조방법 |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7812340B2 (en) | 2003-06-13 | 2010-10-12 | International Business Machines Corporation | Strained-silicon-on-insulator single-and double-gate MOSFET and method for forming the same |
JP2005354024A (ja) * | 2004-05-11 | 2005-12-22 | Seiko Epson Corp | 半導体基板の製造方法および半導体装置の製造方法 |
US20100117152A1 (en) * | 2007-06-28 | 2010-05-13 | Chang-Woo Oh | Semiconductor devices |
KR100555569B1 (ko) | 2004-08-06 | 2006-03-03 | 삼성전자주식회사 | 절연막에 의해 제한된 채널영역을 갖는 반도체 소자 및 그제조방법 |
KR101586041B1 (ko) * | 2009-05-29 | 2016-01-15 | 삼성전자주식회사 | 반도체 장치의 제조 방법 |
KR100843717B1 (ko) * | 2007-06-28 | 2008-07-04 | 삼성전자주식회사 | 플로팅 바디 소자 및 벌크 바디 소자를 갖는 반도체소자 및그 제조방법 |
US20070020876A1 (en) * | 2005-07-19 | 2007-01-25 | Micron Technology, Inc. | Integrated circuitry, dynamic random access memory cells, electronic systems, and semiconductor processing methods |
DE102005052055B3 (de) * | 2005-10-31 | 2007-04-26 | Advanced Micro Devices, Inc., Sunnyvale | Eingebettete Verformungsschicht in dünnen SOI-Transistoren und Verfahren zur Herstellung desselben |
GB2445511B (en) * | 2005-10-31 | 2009-04-08 | Advanced Micro Devices Inc | An embedded strain layer in thin soi transistors and a method of forming the same |
US7656049B2 (en) * | 2005-12-22 | 2010-02-02 | Micron Technology, Inc. | CMOS device with asymmetric gate strain |
WO2008087576A1 (en) * | 2007-01-16 | 2008-07-24 | Nxp B.V. | Semiconductor substrate processing |
US7989893B2 (en) * | 2008-08-28 | 2011-08-02 | International Business Machines Corporation | SOI body contact using E-DRAM technology |
CN101924138B (zh) * | 2010-06-25 | 2013-02-06 | 中国科学院上海微系统与信息技术研究所 | 防止浮体及自加热效应的mos器件结构及其制备方法 |
US8536674B2 (en) | 2010-12-20 | 2013-09-17 | General Electric Company | Integrated circuit and method of fabricating same |
US9660049B2 (en) | 2011-11-03 | 2017-05-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor transistor device with dopant profile |
US9263345B2 (en) * | 2012-04-20 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | SOI transistors with improved source/drain structures with enhanced strain |
CN108198782B (zh) * | 2018-02-06 | 2020-07-24 | 中国科学院微电子研究所 | 一种半导体器件的制造方法 |
CN113192970B (zh) * | 2021-03-17 | 2023-01-31 | 广东省大湾区集成电路与系统应用研究院 | 一种多层绝缘体上硅衬底及其制备方法、应用 |
CN113192969B (zh) * | 2021-03-17 | 2023-07-25 | 广东省大湾区集成电路与系统应用研究院 | 一种多层绝缘体上硅锗衬底及其制备方法、应用 |
CN113471214B (zh) * | 2021-05-18 | 2023-09-19 | 中国科学院微电子研究所 | 一种多层绝缘体上硅锗衬底结构及其制备方法和用途 |
CN113471215B (zh) * | 2021-05-18 | 2023-03-17 | 中国科学院微电子研究所 | 一种多层绝缘体上锗衬底结构及其制备方法和用途 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4982263A (en) * | 1987-12-21 | 1991-01-01 | Texas Instruments Incorporated | Anodizable strain layer for SOI semiconductor structures |
JPH01214166A (ja) * | 1988-02-23 | 1989-08-28 | Mitsubishi Electric Corp | バイポーラトランジスタを有する半導体集積回路装置 |
KR0149435B1 (ko) * | 1994-11-29 | 1998-10-01 | 양승택 | 쌍극자 트랜지스터의 소자 격리방법 |
US5656845A (en) * | 1995-03-08 | 1997-08-12 | Atmel Corporation | EEPROM on insulator |
US5963817A (en) * | 1997-10-16 | 1999-10-05 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
US6121659A (en) * | 1998-03-27 | 2000-09-19 | International Business Machines Corporation | Buried patterned conductor planes for semiconductor-on-insulator integrated circuit |
KR100341214B1 (ko) * | 1999-12-21 | 2002-06-20 | 오길록 | 고속 전력 트랜지스터 제조방법 |
US6174754B1 (en) * | 2000-03-17 | 2001-01-16 | Taiwan Semiconductor Manufacturing Company | Methods for formation of silicon-on-insulator (SOI) and source/drain-on-insulator(SDOI) transistors |
TW501227B (en) * | 2000-08-11 | 2002-09-01 | Samsung Electronics Co Ltd | SOI MOSFET having body contact for preventing floating body effect and method of fabricating the same |
KR100390143B1 (ko) * | 2000-08-17 | 2003-07-04 | 삼성전자주식회사 | 소이층 밴딩 방지 방법 및 그 방법에 의해 형성되는반도체 장치 |
US6429477B1 (en) * | 2000-10-31 | 2002-08-06 | International Business Machines Corporation | Shared body and diffusion contact structure and method for fabricating same |
KR100389923B1 (ko) * | 2001-01-16 | 2003-07-04 | 삼성전자주식회사 | 트렌치 소자 분리구조를 가지는 반도체 소자 및 트렌치소자 분리 방법 |
US6593192B2 (en) * | 2001-04-27 | 2003-07-15 | Micron Technology, Inc. | Method of forming a dual-gated semiconductor-on-insulator device |
US6670675B2 (en) * | 2001-08-06 | 2003-12-30 | International Business Machines Corporation | Deep trench body SOI contacts with epitaxial layer formation |
JP4322453B2 (ja) * | 2001-09-27 | 2009-09-02 | 株式会社東芝 | 半導体装置およびその製造方法 |
JP3808763B2 (ja) * | 2001-12-14 | 2006-08-16 | 株式会社東芝 | 半導体メモリ装置およびその製造方法 |
US6933567B2 (en) * | 2002-05-15 | 2005-08-23 | Texas Instruments Incorporated | Substrate pump ESD protection for silicon-on-insulator technologies |
US6696348B1 (en) * | 2002-12-09 | 2004-02-24 | Advanced Micro Devices, Inc. | Wide neck shallow trench isolation region to prevent strain relaxation at shallow trench isolation region edges |
-
2002
- 2002-11-26 KR KR10-2002-0073869A patent/KR100481868B1/ko active IP Right Grant
-
2003
- 2003-11-12 US US10/706,755 patent/US7015549B2/en not_active Expired - Lifetime
-
2006
- 2006-01-19 US US11/334,918 patent/US7132349B2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100512173B1 (ko) * | 2003-02-24 | 2005-09-02 | 삼성전자주식회사 | 반도체 기판의 형성 방법 |
KR100567075B1 (ko) * | 2004-12-29 | 2006-04-04 | 주식회사 하이닉스반도체 | 반도체소자의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
US7132349B2 (en) | 2006-11-07 |
US20040104447A1 (en) | 2004-06-03 |
KR100481868B1 (ko) | 2005-04-11 |
US7015549B2 (en) | 2006-03-21 |
US20060128123A1 (en) | 2006-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100481868B1 (ko) | 누설전류를 방지하는 소자 분리 구조를 갖는 변형된 에스오아이 기판 및 그 제조 방법 | |
US6608354B2 (en) | Semiconductor device and method of manufacturing the same | |
JP4437570B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
US6821858B2 (en) | Semiconductor devices and methods for manufacturing the same | |
KR100598098B1 (ko) | 매몰 절연 영역을 갖는 모오스 전계 효과 트랜지스터 및그 제조 방법 | |
KR100541047B1 (ko) | 이중 게이트 모스 트랜지스터 및 그 제조방법 | |
US5872044A (en) | Late process method for trench isolation | |
KR20050051448A (ko) | 에스오아이 기판들을 제조하는 방법들, 이를 사용하여반도체 소자들을 제조하는 방법들 및 그에 의해 제조된반도체 소자들 | |
KR20090020847A (ko) | 스트레인드 채널을 갖는 모스 트랜지스터의 제조 방법 및그에 의해 제조된 모스 트랜지스터 | |
KR100512173B1 (ko) | 반도체 기판의 형성 방법 | |
KR19980081139A (ko) | Cmos 회로장치의 형성방법 | |
KR20040044205A (ko) | 소오스/드레인을 감싸는 확산방지막을 구비하는 반도체소자 및 그 형성 방법 | |
KR100467024B1 (ko) | 소오스/드레인 영역에 확산 방지막을 구비하는 반도체소자 및 그 형성 방법 | |
KR100249022B1 (ko) | 반도체장치의 소자 격리 방법 | |
US6580088B2 (en) | Semiconductor devices and methods for manufacturing the same | |
JPH06120332A (ja) | 半導体装置 | |
KR20050089315A (ko) | 다층 채널을 갖는 반도체 소자 및 그 제조 방법 | |
JP2003031585A (ja) | 半導体装置の製造方法 | |
KR100290912B1 (ko) | 반도체소자의 격리막 형성방법 | |
KR100821467B1 (ko) | 반도체소자 및 그의 제조방법 | |
KR100574499B1 (ko) | 반도체 장치의 제조방법 | |
KR100322533B1 (ko) | 선택 에피택셜 성장을 이용한 소자분리방법 | |
KR20070032473A (ko) | 반도체 소자의 제조방법 | |
JPH0475349A (ja) | 半導体装置の製造方法 | |
KR19980050429A (ko) | 반도체 장치 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130228 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20140228 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20150302 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20170228 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20180228 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20190228 Year of fee payment: 15 |