KR100988446B1 - 캐패시터 구조 및 이를 듀얼 다마신 공정으로 제조하는 방법 - Google Patents
캐패시터 구조 및 이를 듀얼 다마신 공정으로 제조하는 방법 Download PDFInfo
- Publication number
- KR100988446B1 KR100988446B1 KR1020030067833A KR20030067833A KR100988446B1 KR 100988446 B1 KR100988446 B1 KR 100988446B1 KR 1020030067833 A KR1020030067833 A KR 1020030067833A KR 20030067833 A KR20030067833 A KR 20030067833A KR 100988446 B1 KR100988446 B1 KR 100988446B1
- Authority
- KR
- South Korea
- Prior art keywords
- conductive
- capacitor
- plate
- dielectric
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/260,693 US6784478B2 (en) | 2002-09-30 | 2002-09-30 | Junction capacitor structure and fabrication method therefor in a dual damascene process |
| US10/260,693 | 2002-09-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20040029269A KR20040029269A (ko) | 2004-04-06 |
| KR100988446B1 true KR100988446B1 (ko) | 2010-10-18 |
Family
ID=28454428
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020030067833A Expired - Lifetime KR100988446B1 (ko) | 2002-09-30 | 2003-09-30 | 캐패시터 구조 및 이를 듀얼 다마신 공정으로 제조하는 방법 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6784478B2 (enExample) |
| JP (1) | JP5039267B2 (enExample) |
| KR (1) | KR100988446B1 (enExample) |
| GB (1) | GB2394358B (enExample) |
| TW (1) | TWI273702B (enExample) |
Families Citing this family (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7229875B2 (en) * | 2002-10-17 | 2007-06-12 | Samsung Electronics Co., Ltd. | Integrated circuit capacitor structure |
| KR100480641B1 (ko) * | 2002-10-17 | 2005-03-31 | 삼성전자주식회사 | 고 커패시턴스를 지니는 금속-절연체-금속 커패시터, 이를구비하는 집적회로 칩 및 이의 제조 방법 |
| US7153776B2 (en) | 2002-11-27 | 2006-12-26 | International Business Machines Corporation | Method for reducing amine based contaminants |
| US7374993B2 (en) * | 2003-10-27 | 2008-05-20 | Micron Technology, Inc. | Methods of forming capacitors |
| US7223684B2 (en) * | 2004-07-14 | 2007-05-29 | International Business Machines Corporation | Dual damascene wiring and method |
| JP2006108490A (ja) * | 2004-10-07 | 2006-04-20 | Sony Corp | Mim型キャパシタを有する半導体デバイスおよびその製造方法 |
| US7645675B2 (en) * | 2006-01-13 | 2010-01-12 | International Business Machines Corporation | Integrated parallel plate capacitors |
| US20070259519A1 (en) * | 2006-05-02 | 2007-11-08 | International Business Machines Corporation | Interconnect metallization process with 100% or greater step coverage |
| WO2008010028A1 (en) * | 2006-06-15 | 2008-01-24 | Freescale Semiconductor, Inc. | Mim capacitor integration |
| US7511939B2 (en) * | 2006-08-24 | 2009-03-31 | Analog Devices, Inc. | Layered capacitor architecture and fabrication method |
| JP2008085175A (ja) * | 2006-09-28 | 2008-04-10 | Tokyo Electron Ltd | 半導体装置の製造方法、半導体装置、基板処理システム、プログラム及び記憶媒体。 |
| US7608538B2 (en) | 2007-01-05 | 2009-10-27 | International Business Machines Corporation | Formation of vertical devices by electroplating |
| JP2009049078A (ja) * | 2007-08-15 | 2009-03-05 | Elpida Memory Inc | 半導体装置の製造方法 |
| JP2010118427A (ja) | 2008-11-12 | 2010-05-27 | Nec Electronics Corp | 半導体装置および半導体装置の製造方法 |
| US20100224960A1 (en) * | 2009-03-04 | 2010-09-09 | Kevin John Fischer | Embedded capacitor device and methods of fabrication |
| US9331137B1 (en) * | 2012-03-27 | 2016-05-03 | Altera Corporation | Metal-insulator-metal capacitors between metal interconnect layers |
| KR101934426B1 (ko) * | 2012-11-26 | 2019-01-03 | 삼성전자 주식회사 | 반도체 장치 및 그 제조 방법 |
| CN104103495A (zh) * | 2013-04-02 | 2014-10-15 | 中芯国际集成电路制造(上海)有限公司 | 具有mim电容的半导体器件及其形成方法 |
| US9219110B2 (en) | 2014-04-10 | 2015-12-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | MIM capacitor structure |
| US9368392B2 (en) | 2014-04-10 | 2016-06-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | MIM capacitor structure |
| US9391016B2 (en) * | 2014-04-10 | 2016-07-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | MIM capacitor structure |
| US9425061B2 (en) | 2014-05-29 | 2016-08-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Buffer cap layer to improve MIM structure performance |
| US9831238B2 (en) * | 2014-05-30 | 2017-11-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including insulating film having opening portion and conductive film in the opening portion |
| US9478602B2 (en) * | 2014-10-07 | 2016-10-25 | Globalfoundries Inc. | Method of forming an embedded metal-insulator-metal (MIM) capacitor |
| US20170047276A1 (en) * | 2015-08-13 | 2017-02-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
| US11121073B2 (en) * | 2018-04-02 | 2021-09-14 | Intel Corporation | Through plate interconnect for a vertical MIM capacitor |
| US12261168B2 (en) * | 2021-02-16 | 2025-03-25 | Efficient Power Conversion Corporation | Gate metal-insulator-field plate metal integrated circuit capacitor and method of forming the same |
| US11901283B2 (en) * | 2021-03-18 | 2024-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Capacitor and method for forming the same |
| CN115483197B (zh) * | 2021-05-31 | 2025-12-05 | 联华电子股份有限公司 | 电容器结构以及其制作方法 |
| CN119153431A (zh) * | 2023-06-14 | 2024-12-17 | 中芯国际集成电路制造(上海)有限公司 | 电容器件及其形成方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010091909A (ko) * | 2000-03-16 | 2001-10-23 | 포만 제프리 엘 | 금속 캐패시터 및 이의 형성 방법 |
| JP2001313373A (ja) | 2000-03-31 | 2001-11-09 | Internatl Business Mach Corp <Ibm> | キャパシタ構造およびその製造方法 |
| JP2001313372A (ja) | 2000-03-31 | 2001-11-09 | Internatl Business Mach Corp <Ibm> | キャパシタ構造およびその製造方法 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01120858A (ja) * | 1987-11-04 | 1989-05-12 | Mitsubishi Electric Corp | 集積回路装置 |
| JP3979711B2 (ja) * | 1997-10-17 | 2007-09-19 | 沖電気工業株式会社 | 半導体装置の製造方法 |
| US6255688B1 (en) * | 1997-11-21 | 2001-07-03 | Agere Systems Guardian Corp. | Capacitor having aluminum alloy bottom plate |
| US6320244B1 (en) * | 1999-01-12 | 2001-11-20 | Agere Systems Guardian Corp. | Integrated circuit device having dual damascene capacitor |
| US6271596B1 (en) * | 1999-01-12 | 2001-08-07 | Agere Systems Guardian Corp. | Damascene capacitors for integrated circuits |
| US6358790B1 (en) * | 1999-01-13 | 2002-03-19 | Agere Systems Guardian Corp. | Method of making a capacitor |
| TW425701B (en) * | 1999-04-27 | 2001-03-11 | Taiwan Semiconductor Mfg | Manufacturing method of stack-type capacitor |
| JP2001102529A (ja) * | 1999-09-28 | 2001-04-13 | Hitachi Ltd | Mim構造の容量素子及びそれを有する半導体集積回路装置 |
| EP1130654A1 (de) * | 2000-03-01 | 2001-09-05 | Infineon Technologies AG | Integriertes Bauelement mit Metall-Isolator-Metall-Kondensator |
| JP3505465B2 (ja) * | 2000-03-28 | 2004-03-08 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JP3843708B2 (ja) * | 2000-07-14 | 2006-11-08 | 日本電気株式会社 | 半導体装置およびその製造方法ならびに薄膜コンデンサ |
| US6838717B1 (en) | 2000-08-31 | 2005-01-04 | Agere Systems Inc. | Stacked structure for parallel capacitors and method of fabrication |
| JP3863391B2 (ja) * | 2001-06-13 | 2006-12-27 | Necエレクトロニクス株式会社 | 半導体装置 |
| JP3746979B2 (ja) * | 2001-10-03 | 2006-02-22 | 富士通株式会社 | 半導体装置及びその製造方法 |
| US20030113974A1 (en) * | 2001-12-14 | 2003-06-19 | Ning Xian J. | Stacked metal-insulator-metal capacitor structures in between interconnection layers |
| KR100553679B1 (ko) * | 2002-03-21 | 2006-02-24 | 삼성전자주식회사 | 아날로그 커패시터를 갖는 반도체 소자 및 그 제조방법 |
-
2002
- 2002-09-30 US US10/260,693 patent/US6784478B2/en not_active Expired - Lifetime
-
2003
- 2003-08-14 GB GB0319129A patent/GB2394358B/en not_active Expired - Fee Related
- 2003-09-17 TW TW092125649A patent/TWI273702B/zh not_active IP Right Cessation
- 2003-09-26 JP JP2003334485A patent/JP5039267B2/ja not_active Expired - Lifetime
- 2003-09-30 KR KR1020030067833A patent/KR100988446B1/ko not_active Expired - Lifetime
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010091909A (ko) * | 2000-03-16 | 2001-10-23 | 포만 제프리 엘 | 금속 캐패시터 및 이의 형성 방법 |
| JP2001313373A (ja) | 2000-03-31 | 2001-11-09 | Internatl Business Mach Corp <Ibm> | キャパシタ構造およびその製造方法 |
| JP2001313372A (ja) | 2000-03-31 | 2001-11-09 | Internatl Business Mach Corp <Ibm> | キャパシタ構造およびその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| GB2394358A (en) | 2004-04-21 |
| TW200405566A (en) | 2004-04-01 |
| GB0319129D0 (en) | 2003-09-17 |
| JP2004128498A (ja) | 2004-04-22 |
| US6784478B2 (en) | 2004-08-31 |
| US20040061177A1 (en) | 2004-04-01 |
| TWI273702B (en) | 2007-02-11 |
| KR20040029269A (ko) | 2004-04-06 |
| JP5039267B2 (ja) | 2012-10-03 |
| GB2394358B (en) | 2006-07-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100988446B1 (ko) | 캐패시터 구조 및 이를 듀얼 다마신 공정으로 제조하는 방법 | |
| US6897505B2 (en) | On-chip capacitor | |
| US6259128B1 (en) | Metal-insulator-metal capacitor for copper damascene process and method of forming the same | |
| US6633074B2 (en) | Integrated circuit wiring with low RC time delay | |
| US6646323B2 (en) | Zero mask high density metal/insulator/metal capacitor | |
| JP3895126B2 (ja) | 半導体装置の製造方法 | |
| KR100642633B1 (ko) | 엠아이엠 캐패시터들 및 그의 제조 방법 | |
| EP1547133B1 (en) | Method of forming mim capacitors in dual-damascene structures | |
| US7709905B2 (en) | Dual damascene wiring and method | |
| US8390038B2 (en) | MIM capacitor and method of making same | |
| KR100803489B1 (ko) | 반도체 집적 회로 및 반도체 장치 제조 방법 | |
| CN1552090A (zh) | 自对准双侧面垂直金属-绝缘体-金属电容 | |
| KR20010076367A (ko) | 커패시터, 반도체 소자 및 커패시터 제조 방법 | |
| KR100564626B1 (ko) | 대용량 mim 캐패시터 및 그 제조방법 | |
| US20050145988A1 (en) | Semiconductor device and method of fabricating the same | |
| KR20080106066A (ko) | 반도체 장치 및 그 제조 방법 | |
| US6790780B2 (en) | Fabrication of 3-D capacitor with dual damascene process | |
| US6974770B2 (en) | Self-aligned mask to reduce cell layout area | |
| US6776622B2 (en) | Conductive contact structure and process for producing the same | |
| US20250364412A1 (en) | Structure for self-aligned via and method for forming the same | |
| US12426281B2 (en) | Multi-capacitor module including a nested metal-insulator-metal (MIM) structure | |
| KR100721626B1 (ko) | 반도체 소자의 mim 캐패시터 형성방법 | |
| KR100842471B1 (ko) | 반도체 소자의 mim캐패시터 형성 방법 | |
| KR20060078389A (ko) | 반도체 소자 및 그의 형성 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20030930 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20080627 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 20030930 Comment text: Patent Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20100331 Patent event code: PE09021S01D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20100929 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20101012 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20101013 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| FPAY | Annual fee payment |
Payment date: 20130926 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20130926 Start annual number: 4 End annual number: 4 |
|
| FPAY | Annual fee payment |
Payment date: 20140923 Year of fee payment: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20140923 Start annual number: 5 End annual number: 5 |
|
| FPAY | Annual fee payment |
Payment date: 20180314 Year of fee payment: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20180314 Start annual number: 8 End annual number: 8 |
|
| FPAY | Annual fee payment |
Payment date: 20181001 Year of fee payment: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 20181001 Start annual number: 9 End annual number: 9 |
|
| FPAY | Annual fee payment |
Payment date: 20191001 Year of fee payment: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20191001 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20210927 Start annual number: 12 End annual number: 12 |
|
| PC1801 | Expiration of term |
Termination date: 20240331 Termination category: Expiration of duration |