KR100852187B1 - 효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로 - Google Patents

효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로 Download PDF

Info

Publication number
KR100852187B1
KR100852187B1 KR1020070007684A KR20070007684A KR100852187B1 KR 100852187 B1 KR100852187 B1 KR 100852187B1 KR 1020070007684 A KR1020070007684 A KR 1020070007684A KR 20070007684 A KR20070007684 A KR 20070007684A KR 100852187 B1 KR100852187 B1 KR 100852187B1
Authority
KR
South Korea
Prior art keywords
pins
memory
selector
base chip
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020070007684A
Other languages
English (en)
Korean (ko)
Other versions
KR20080070093A (ko
Inventor
박진권
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR1020070007684A priority Critical patent/KR100852187B1/ko
Priority to US12/005,258 priority patent/US7729152B2/en
Priority to TW097101173A priority patent/TW200832667A/zh
Priority to JP2008010913A priority patent/JP5235425B2/ja
Publication of KR20080070093A publication Critical patent/KR20080070093A/ko
Application granted granted Critical
Publication of KR100852187B1 publication Critical patent/KR100852187B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
KR1020070007684A 2007-01-25 2007-01-25 효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로 Expired - Fee Related KR100852187B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020070007684A KR100852187B1 (ko) 2007-01-25 2007-01-25 효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로
US12/005,258 US7729152B2 (en) 2007-01-25 2007-12-26 Pin configuration changing circuit, base chip and system in package including the same
TW097101173A TW200832667A (en) 2007-01-25 2008-01-11 Pin configuration changing circuit, base chip and system in package including the same
JP2008010913A JP5235425B2 (ja) 2007-01-25 2008-01-21 効果的なシステムインパッケージ構成のためのピン構成変更回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020070007684A KR100852187B1 (ko) 2007-01-25 2007-01-25 효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로

Publications (2)

Publication Number Publication Date
KR20080070093A KR20080070093A (ko) 2008-07-30
KR100852187B1 true KR100852187B1 (ko) 2008-08-13

Family

ID=39725852

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020070007684A Expired - Fee Related KR100852187B1 (ko) 2007-01-25 2007-01-25 효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로

Country Status (4)

Country Link
US (1) US7729152B2 (https=)
JP (1) JP5235425B2 (https=)
KR (1) KR100852187B1 (https=)
TW (1) TW200832667A (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20100108697A (ko) 2009-03-30 2010-10-08 삼성전자주식회사 데이터 출력 패드들의 스왑 기능을 갖는 반도체 메모리 장치
US8782336B2 (en) * 2010-05-11 2014-07-15 Marvell World Trade Ltd. Hybrid storage system with control module embedded solid-state memory
KR20120086952A (ko) * 2011-01-27 2012-08-06 에스케이하이닉스 주식회사 반도체 메모리칩 및 이를 이용한 멀티칩 패키지
JP6315185B2 (ja) * 2014-03-25 2018-04-25 セイコーエプソン株式会社 物理量検出用回路、物理量検出装置、電子機器及び移動体
US20220102333A1 (en) * 2020-09-29 2022-03-31 Alibaba Group Holding Limited Configurable computer memory architecture

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100244824B1 (ko) 1996-01-31 2000-02-15 니시무로 타이죠 반도체집적회로장치
JP2003014816A (ja) 2001-06-28 2003-01-15 Ando Electric Co Ltd 半導体試験装置のピンレジスタ回路

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835395A (en) * 1991-02-07 1998-11-10 Texas Instruments Incorporated Eprom pinout option
US6160718A (en) * 1998-12-08 2000-12-12 Viking Components Multi-chip package with stacked chips and interconnect bumps
JP3813758B2 (ja) * 1999-04-12 2006-08-23 エルピーダメモリ株式会社 半導体記憶装置
US6632705B1 (en) * 1999-10-13 2003-10-14 Samsung Electronics Co., Ltd. Memory modules and packages using different orientations and terminal assignments
KR100458869B1 (ko) * 2002-04-17 2004-12-03 삼성전자주식회사 부착 방향이 자유로운 반도체 칩 패키지
JP4025584B2 (ja) 2002-05-31 2007-12-19 エルピーダメモリ株式会社 半導体記憶装置
US6876562B2 (en) * 2002-10-17 2005-04-05 Micron Technology, Inc. Apparatus and method for mounting microelectronic devices on a mirrored board assembly
JP2005243132A (ja) * 2004-02-26 2005-09-08 Renesas Technology Corp 半導体装置
JP4674850B2 (ja) * 2005-02-25 2011-04-20 ルネサスエレクトロニクス株式会社 半導体装置
US7633764B2 (en) * 2005-04-27 2009-12-15 Broadcom Corporation Ball grid array configuration for reducing path distances
JP2007193923A (ja) * 2006-01-23 2007-08-02 Fujitsu Ltd 半導体デバイス

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100244824B1 (ko) 1996-01-31 2000-02-15 니시무로 타이죠 반도체집적회로장치
JP2003014816A (ja) 2001-06-28 2003-01-15 Ando Electric Co Ltd 半導体試験装置のピンレジスタ回路

Also Published As

Publication number Publication date
JP2008182231A (ja) 2008-08-07
JP5235425B2 (ja) 2013-07-10
US7729152B2 (en) 2010-06-01
KR20080070093A (ko) 2008-07-30
TW200832667A (en) 2008-08-01
US20080212351A1 (en) 2008-09-04

Similar Documents

Publication Publication Date Title
US12456536B2 (en) Integrated circuit chip and die test without cell array
KR100852187B1 (ko) 효과적인 시스템 인 패키지 구성을 위한 핀 구성 변경 회로
KR100319887B1 (ko) 프로그래머블 출력핀 지정 수단을 구비하는 반도체 메모리장치 및 이의 테스트 모드시의 독출방법
CN101325085B (zh) 存储器控制器以及优化存储器控制器的接合垫序列的方法
US6718432B1 (en) Method and apparatus for transparent cascading of multiple content addressable memory devices
CN109426671B (zh) 一种边界扫描链的生成方法及装置、计算机可读存储介质
CN102110659B (zh) 半导体装置及其探针测试方法
KR900008017B1 (ko) 1칩 마이크로 컴퓨터의 제조방법
CN103778966A (zh) 堆叠芯片模块及其制造和维修方法
US11495318B2 (en) Memory device and method for using shared latch elements thereof
CN112100010A (zh) 一种适应多封装的dft测试端口分配方法、芯片及测试方法
CN104900272A (zh) 动态随机存取存储器的测试方法、测试焊盘的设计方法、存储器晶圆
KR102295895B1 (ko) 반도체 장치 및 시스템
CN105633058B (zh) 器件标识结构及其制造方法
US20250307511A1 (en) Silicon repair for logic tile arrays in a main die via redundant logic tiles in at least one other die
US7319624B2 (en) Memory built in self test circuit and method for generating a hardware circuit comprising the routing boxes thereof
JP5042469B2 (ja) 他のチップを経由して入力信号を伝達する集積回路装置及び集積回路マルチチップパッケージ
CN1996035A (zh) 用于多芯片组件的具有可规划扫描链的装置及其规划方法
US8982644B1 (en) Method and apparatus for memory control
KR20020018878A (ko) 임베디드 메모리 소자의 테스트 회로
US20220171722A1 (en) Semiconductor device having plural signal buses for multiple purposes
JP2008226285A (ja) 集積回路システム
TWI592677B (zh) 使用共用轉換介面之記憶體測試方法與裝置
TWI653718B (zh) 記憶體封裝件之預燒板與預燒方法
CN114823654A (zh) 集成电路、集成电路的封装方法和电子装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20120801

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20130731

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20140808

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20140808