JPWO2024247464A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024247464A5 JPWO2024247464A5 JP2024560307A JP2024560307A JPWO2024247464A5 JP WO2024247464 A5 JPWO2024247464 A5 JP WO2024247464A5 JP 2024560307 A JP2024560307 A JP 2024560307A JP 2024560307 A JP2024560307 A JP 2024560307A JP WO2024247464 A5 JPWO2024247464 A5 JP WO2024247464A5
- Authority
- JP
- Japan
- Prior art keywords
- pin
- logic circuit
- output
- input
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2023091875 | 2023-06-02 | ||
| JP2023091875 | 2023-06-02 | ||
| PCT/JP2024/012173 WO2024247464A1 (ja) | 2023-06-02 | 2024-03-27 | 回路基板、イメージセンサ及びイメージセンサの製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2024247464A1 JPWO2024247464A1 (https=) | 2024-12-05 |
| JP7651078B1 JP7651078B1 (ja) | 2025-03-25 |
| JPWO2024247464A5 true JPWO2024247464A5 (https=) | 2025-05-13 |
Family
ID=93657107
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024560307A Active JP7651078B1 (ja) | 2023-06-02 | 2024-03-27 | 回路基板、イメージセンサ及びイメージセンサの製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20260113553A1 (https=) |
| JP (1) | JP7651078B1 (https=) |
| CN (1) | CN121264033A (https=) |
| DE (1) | DE112024002420T5 (https=) |
| WO (1) | WO2024247464A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2024112603A (ja) * | 2023-02-08 | 2024-08-21 | 三菱電機株式会社 | 半導体装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55167595U (https=) * | 1979-05-18 | 1980-12-02 | ||
| JP3008267B2 (ja) * | 1997-01-30 | 2000-02-14 | ローム株式会社 | イメージセンサチップおよびイメージセンサ |
| JP3533357B2 (ja) | 2000-02-29 | 2004-05-31 | 株式会社東芝 | 論理演算機能を備えた半導体集積回路 |
| KR20110118874A (ko) * | 2010-04-26 | 2011-11-02 | 삼성전자주식회사 | 반도체 장치, 이를 포함하는 반도체 시스템, 및 상기 반도체 장치의 동작 방법 |
| KR102424352B1 (ko) * | 2017-06-19 | 2022-07-25 | 삼성전자주식회사 | 루프 대역폭을 균일하게 유지시키기 위해 디지털 이득을 조절하는 디지털 위상 고정 루프 회로 |
| CN113841103A (zh) * | 2019-05-24 | 2021-12-24 | 索尼半导体解决方案公司 | 电路系统 |
| KR20220165734A (ko) * | 2020-04-09 | 2022-12-15 | 소니 세미컨덕터 솔루션즈 가부시키가이샤 | 신호 처리 장치, 센싱 모듈 |
| JP7753044B2 (ja) * | 2021-10-20 | 2025-10-14 | キヤノン株式会社 | 光電変換装置 |
| JP2023091875A (ja) | 2021-12-21 | 2023-07-03 | ボッシュ株式会社 | 異常検出装置、異常検出方法 |
-
2024
- 2024-03-27 WO PCT/JP2024/012173 patent/WO2024247464A1/ja not_active Ceased
- 2024-03-27 JP JP2024560307A patent/JP7651078B1/ja active Active
- 2024-03-27 CN CN202480015744.2A patent/CN121264033A/zh active Pending
- 2024-03-27 DE DE112024002420.3T patent/DE112024002420T5/de active Pending
- 2024-03-27 US US19/154,398 patent/US20260113553A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100319194B1 (ko) | 프로그램가능한딜레이를제공하는장치및방법 | |
| JPWO2024247464A5 (https=) | ||
| JP2000002754A (ja) | スキャンフリップフロップ回路 | |
| US6009259A (en) | Emulation System | |
| EP1979757A1 (en) | An integrated circuit package, and a method for producing an integrated circuit package having two dies with input and output terminals of integrated circuits of the dies directly addressable for testing of the package | |
| US20110304352A1 (en) | Control Board For Connection Between FPGA Boards And Test Device Thereof | |
| KR100350031B1 (ko) | 프로그래머블제어기시스템에서베이스보드와,그위에장착된전원유니트및cpu유니트 | |
| US10318058B2 (en) | Control circuit for resistive film touch panel | |
| JP2633980B2 (ja) | デジタル・アナログ混在のｌｓｉ | |
| JPS61134034A (ja) | 試験回路付集積回路 | |
| US20050206547A1 (en) | Apparatus and method for inputting key signals to optical disk player using analog signal | |
| US5754561A (en) | Large scale integrated circuit equipped with a normal internal logic testing circuit and unconnected/substandard solder testing circuit | |
| JP3064387B2 (ja) | 半導体装置 | |
| JP2002277517A (ja) | 電源ノイズ耐性評価方法およびそれに用いるプローブ並びに半導体素子 | |
| JP2002312071A (ja) | リセット回路およびリセット方法 | |
| KR920008260B1 (ko) | 3-상태(tri-state) 방지용 논리회로 | |
| JPH07249969A (ja) | マクロブロック素子 | |
| JPH01117514A (ja) | 半導体遅延集積回路 | |
| KR0167646B1 (ko) | 중앙처리장치의 선택장치 | |
| JPH08136616A (ja) | 混成集積回路 | |
| JP2665083B2 (ja) | 半導体集積回路のテスト回路 | |
| JPS63206675A (ja) | Ｌｓｉ試験回路 | |
| CN116149425A (zh) | 具有同步输出的设备 | |
| JPH0566248A (ja) | ３ステート回路のピンスキヤンイン方式 | |
| JP2000009800A (ja) | スキャンテスト回路およびそれを備えた半導体装置ならびにスキャンテスト方法 |