JP7651078B1 - 回路基板、イメージセンサ及びイメージセンサの製造方法 - Google Patents

回路基板、イメージセンサ及びイメージセンサの製造方法 Download PDF

Info

Publication number
JP7651078B1
JP7651078B1 JP2024560307A JP2024560307A JP7651078B1 JP 7651078 B1 JP7651078 B1 JP 7651078B1 JP 2024560307 A JP2024560307 A JP 2024560307A JP 2024560307 A JP2024560307 A JP 2024560307A JP 7651078 B1 JP7651078 B1 JP 7651078B1
Authority
JP
Japan
Prior art keywords
pin
logic circuit
output
signal
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2024560307A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2024247464A5 (https=
JPWO2024247464A1 (https=
Inventor
博昭 重田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of JPWO2024247464A1 publication Critical patent/JPWO2024247464A1/ja
Application granted granted Critical
Publication of JP7651078B1 publication Critical patent/JP7651078B1/ja
Publication of JPWO2024247464A5 publication Critical patent/JPWO2024247464A5/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/79Arrangements of circuitry being divided between different or multiple substrates, chips or circuit boards, e.g. stacked image sensors
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/024Details of scanning heads ; Means for illuminating the original
    • H04N1/028Details of scanning heads ; Means for illuminating the original for picture information pick-up
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/50Constructional details
    • H04N23/54Mounting of pick-up tubes, electronic image sensors, deviation or focusing coils
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/701Line sensors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Facsimile Heads (AREA)
JP2024560307A 2023-06-02 2024-03-27 回路基板、イメージセンサ及びイメージセンサの製造方法 Active JP7651078B1 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2023091875 2023-06-02
JP2023091875 2023-06-02
PCT/JP2024/012173 WO2024247464A1 (ja) 2023-06-02 2024-03-27 回路基板、イメージセンサ及びイメージセンサの製造方法

Publications (3)

Publication Number Publication Date
JPWO2024247464A1 JPWO2024247464A1 (https=) 2024-12-05
JP7651078B1 true JP7651078B1 (ja) 2025-03-25
JPWO2024247464A5 JPWO2024247464A5 (https=) 2025-05-13

Family

ID=93657107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024560307A Active JP7651078B1 (ja) 2023-06-02 2024-03-27 回路基板、イメージセンサ及びイメージセンサの製造方法

Country Status (5)

Country Link
US (1) US20260113553A1 (https=)
JP (1) JP7651078B1 (https=)
CN (1) CN121264033A (https=)
DE (1) DE112024002420T5 (https=)
WO (1) WO2024247464A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2024112603A (ja) * 2023-02-08 2024-08-21 三菱電機株式会社 半導体装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55167595U (https=) * 1979-05-18 1980-12-02
JPH10214952A (ja) * 1997-01-30 1998-08-11 Rohm Co Ltd イメージセンサチップおよびイメージセンサ

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3533357B2 (ja) 2000-02-29 2004-05-31 株式会社東芝 論理演算機能を備えた半導体集積回路
KR20110118874A (ko) * 2010-04-26 2011-11-02 삼성전자주식회사 반도체 장치, 이를 포함하는 반도체 시스템, 및 상기 반도체 장치의 동작 방법
KR102424352B1 (ko) * 2017-06-19 2022-07-25 삼성전자주식회사 루프 대역폭을 균일하게 유지시키기 위해 디지털 이득을 조절하는 디지털 위상 고정 루프 회로
CN113841103A (zh) * 2019-05-24 2021-12-24 索尼半导体解决方案公司 电路系统
KR20220165734A (ko) * 2020-04-09 2022-12-15 소니 세미컨덕터 솔루션즈 가부시키가이샤 신호 처리 장치, 센싱 모듈
JP7753044B2 (ja) * 2021-10-20 2025-10-14 キヤノン株式会社 光電変換装置
JP2023091875A (ja) 2021-12-21 2023-07-03 ボッシュ株式会社 異常検出装置、異常検出方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55167595U (https=) * 1979-05-18 1980-12-02
JPH10214952A (ja) * 1997-01-30 1998-08-11 Rohm Co Ltd イメージセンサチップおよびイメージセンサ

Also Published As

Publication number Publication date
CN121264033A (zh) 2026-01-02
DE112024002420T5 (de) 2026-04-23
US20260113553A1 (en) 2026-04-23
WO2024247464A1 (ja) 2024-12-05
JPWO2024247464A1 (https=) 2024-12-05

Similar Documents

Publication Publication Date Title
JP7651078B1 (ja) 回路基板、イメージセンサ及びイメージセンサの製造方法
US20120131243A1 (en) Multiplexing pin control circuit for computer system
US8462322B2 (en) Prismatic lock and key security
US8618461B2 (en) Solid-state imaging device and imaging device
US20080086667A1 (en) Chip testing device and system
US10447889B2 (en) Image reading apparatus and image sensor module to suppress excessive power consumption or excessive noise
CN107241562B (zh) 超高清液晶电视电路系统及接口
JPH11205115A (ja) インターフェース回路及びインターフェース用集積回路
KR100305312B1 (ko) 인터페이스장치
US7724031B2 (en) Staggered logic array block architecture
US9735778B1 (en) Method and apparatuses for optimizing power management on an integrated circuit device
JP7756228B2 (ja) 撮像制御基板
US11107389B2 (en) Data driving apparatus for display and driver thereof
US7438483B2 (en) Bus system with optical fibers and electronic device having same
US7716405B2 (en) Computer system
US11474964B2 (en) Configurable input/output device and operation method thereof
US8063838B1 (en) Submarine mast antenna controller
US11106887B1 (en) Electronic circuit and a method for generating a fingerprint image
US7755816B2 (en) Semiconductor device capable of preventing erroneous operation attributed to electrostatic noise, and input device and scanner capable of preventing electrostatic noise
CN103379248A (zh) 图像读取控制器以及图像读取设备
JP7091456B2 (ja) 車載電子制御装置
JP4260704B2 (ja) 信号制御装置及び検出センサ並びに多光軸光電センサ
US20240311327A1 (en) Bus configuration system and method thereof
JP7257842B2 (ja) 半導体装置
EP1494105A1 (en) Signal processing circuit module in which selection of clock signal is switched by simple means

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20241010

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20241010

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20241010

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20241203

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250129

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250212

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250312

R150 Certificate of patent or registration of utility model

Ref document number: 7651078

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150