JPWO2022244802A1 - - Google Patents

Info

Publication number
JPWO2022244802A1
JPWO2022244802A1 JP2023522695A JP2023522695A JPWO2022244802A1 JP WO2022244802 A1 JPWO2022244802 A1 JP WO2022244802A1 JP 2023522695 A JP2023522695 A JP 2023522695A JP 2023522695 A JP2023522695 A JP 2023522695A JP WO2022244802 A1 JPWO2022244802 A1 JP WO2022244802A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2023522695A
Other languages
Japanese (ja)
Other versions
JPWO2022244802A5 (https=
JP7468786B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2022244802A1 publication Critical patent/JPWO2022244802A1/ja
Publication of JPWO2022244802A5 publication Critical patent/JPWO2022244802A5/ja
Priority to JP2024059803A priority Critical patent/JP2024084795A/ja
Application granted granted Critical
Publication of JP7468786B2 publication Critical patent/JP7468786B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/01Manufacture or treatment
    • H10D12/031Manufacture or treatment of IGBTs
    • H10D12/032Manufacture or treatment of IGBTs of vertical IGBTs
    • H10D12/038Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • H10D12/461Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • H10D12/481Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0295Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the source electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/133Emitter regions of BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/137Collector regions of BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/231Emitter or collector electrodes for bipolar transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109Reduced surface field [RESURF] PN junction structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • H10D62/127Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/111Field plates
    • H10D64/117Recessed field plates, e.g. trench field plates or buried field plates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311Gate electrodes for field-effect devices
    • H10D64/411Gate electrodes for field-effect devices for FETs
    • H10D64/511Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/517Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
    • H10D64/519Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/62Electrodes ohmically coupled to a semiconductor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/422PN diodes having the PN junctions in mesas

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP2023522695A 2021-05-19 2022-05-18 半導体装置および製造方法 Active JP7468786B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2024059803A JP2024084795A (ja) 2021-05-19 2024-04-02 半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2021084552 2021-05-19
JP2021084552 2021-05-19
PCT/JP2022/020666 WO2022244802A1 (ja) 2021-05-19 2022-05-18 半導体装置および製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2024059803A Division JP2024084795A (ja) 2021-05-19 2024-04-02 半導体装置

Publications (3)

Publication Number Publication Date
JPWO2022244802A1 true JPWO2022244802A1 (https=) 2022-11-24
JPWO2022244802A5 JPWO2022244802A5 (https=) 2023-07-19
JP7468786B2 JP7468786B2 (ja) 2024-04-16

Family

ID=84141634

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2023522695A Active JP7468786B2 (ja) 2021-05-19 2022-05-18 半導体装置および製造方法
JP2024059803A Pending JP2024084795A (ja) 2021-05-19 2024-04-02 半導体装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2024059803A Pending JP2024084795A (ja) 2021-05-19 2024-04-02 半導体装置

Country Status (5)

Country Link
US (1) US12527016B2 (https=)
JP (2) JP7468786B2 (https=)
CN (1) CN116348995A (https=)
DE (1) DE112022000141T5 (https=)
WO (1) WO2022244802A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7779813B2 (ja) * 2022-08-09 2025-12-03 株式会社東芝 半導体装置
WO2024142638A1 (ja) * 2022-12-27 2024-07-04 富士電機株式会社 半導体装置および半導体装置の製造方法
JP7834038B2 (ja) * 2023-01-13 2026-03-23 三菱電機株式会社 半導体装置
DE112023002505T5 (de) * 2023-02-07 2025-04-30 Fuji Electric Co., Ltd. Halbleitervorrichtung
JP7845516B2 (ja) * 2023-02-07 2026-04-14 富士電機株式会社 半導体装置
JPWO2024236880A1 (https=) * 2023-05-16 2024-11-21

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018052098A1 (ja) * 2016-09-14 2018-03-22 富士電機株式会社 半導体装置およびその製造方法
WO2018052099A1 (ja) * 2016-09-14 2018-03-22 富士電機株式会社 Rc-igbtおよびその製造方法
JP2018195798A (ja) * 2017-05-16 2018-12-06 富士電機株式会社 半導体装置
WO2019244485A1 (ja) * 2018-06-22 2019-12-26 富士電機株式会社 半導体装置の製造方法および半導体装置
WO2020213254A1 (ja) * 2019-04-16 2020-10-22 富士電機株式会社 半導体装置および製造方法
WO2021210293A1 (ja) * 2020-04-16 2021-10-21 富士電機株式会社 半導体装置および半導体装置の製造方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008160039A (ja) 2006-12-26 2008-07-10 Nec Electronics Corp 半導体装置及びその製造方法
JP4577425B2 (ja) 2007-11-07 2010-11-10 株式会社デンソー 半導体装置
JP5317560B2 (ja) 2008-07-16 2013-10-16 株式会社東芝 電力用半導体装置
JP2010147380A (ja) 2008-12-22 2010-07-01 Denso Corp 半導体装置の製造方法
JP2010147381A (ja) 2008-12-22 2010-07-01 Denso Corp 半導体装置の製造方法
JP2012059873A (ja) 2010-09-08 2012-03-22 Renesas Electronics Corp 半導体装置
JP2012174989A (ja) 2011-02-23 2012-09-10 Toshiba Corp 半導体装置の製造方法
JP5562917B2 (ja) 2011-09-16 2014-07-30 株式会社東芝 半導体装置及びその製造方法
JP2014011418A (ja) * 2012-07-03 2014-01-20 Hitachi Ltd 半導体装置およびその製造方法
WO2014041808A1 (ja) 2012-09-13 2014-03-20 パナソニック株式会社 半導体装置
JP5831526B2 (ja) 2013-01-17 2015-12-09 株式会社デンソー 半導体装置およびその製造方法
JP6871316B2 (ja) * 2014-04-15 2021-05-12 ローム株式会社 半導体装置および半導体装置の製造方法
JP6420175B2 (ja) * 2014-05-22 2018-11-07 ルネサスエレクトロニクス株式会社 半導体装置
JP6302767B2 (ja) 2014-06-27 2018-03-28 株式会社日立製作所 半導体装置及びそれを用いた電力変換装置
JP5975543B2 (ja) 2014-08-22 2016-08-23 ローム株式会社 半導体装置および半導体装置の製造方法
DE102014226161B4 (de) 2014-12-17 2017-10-26 Infineon Technologies Ag Halbleitervorrichtung mit Überlaststrombelastbarkeit
DE102014119543B4 (de) 2014-12-23 2018-10-11 Infineon Technologies Ag Halbleitervorrichtung mit transistorzellen und anreicherungszellen sowie leistungsmodul
JP2017022311A (ja) * 2015-07-14 2017-01-26 ルネサスエレクトロニクス株式会社 半導体装置
US10636877B2 (en) * 2016-10-17 2020-04-28 Fuji Electric Co., Ltd. Semiconductor device
JP6972691B2 (ja) * 2017-06-19 2021-11-24 富士電機株式会社 半導体装置および半導体装置の製造方法
JP6963982B2 (ja) * 2017-12-07 2021-11-10 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP6911941B2 (ja) 2017-12-14 2021-07-28 富士電機株式会社 半導体装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018052098A1 (ja) * 2016-09-14 2018-03-22 富士電機株式会社 半導体装置およびその製造方法
WO2018052099A1 (ja) * 2016-09-14 2018-03-22 富士電機株式会社 Rc-igbtおよびその製造方法
JP2018195798A (ja) * 2017-05-16 2018-12-06 富士電機株式会社 半導体装置
WO2019244485A1 (ja) * 2018-06-22 2019-12-26 富士電機株式会社 半導体装置の製造方法および半導体装置
WO2020213254A1 (ja) * 2019-04-16 2020-10-22 富士電機株式会社 半導体装置および製造方法
WO2021210293A1 (ja) * 2020-04-16 2021-10-21 富士電機株式会社 半導体装置および半導体装置の製造方法

Also Published As

Publication number Publication date
CN116348995A9 (zh) 2023-08-04
JP2024084795A (ja) 2024-06-25
CN116348995A (zh) 2023-06-27
US20230261097A1 (en) 2023-08-17
WO2022244802A1 (ja) 2022-11-24
DE112022000141T5 (de) 2023-06-15
US12527016B2 (en) 2026-01-13
JP7468786B2 (ja) 2024-04-16

Similar Documents

Publication Publication Date Title
JPWO2022244802A1 (https=)
CN306017158S (https=)
CN306014070S (https=)
CN305535480S (https=)
CN305534766S (https=)
CN305534092S (https=)
CN305532623S (https=)
CN305532081S (https=)
CN305531562S (https=)
CN305530015S (https=)
CN305528735S (https=)
CN305528550S (https=)
CN305527308S (https=)
CN305526892S (https=)
CN305554410S (https=)
CN306184155S (https=)
CN306035318S (https=)
CN305548750S (https=)
CN305565047S (https=)
CN306069562S (https=)
CN305565274S (https=)
CN306069171S (https=)
CN306068532S (https=)
CN306065246S (https=)
CN305565003S (https=)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230427

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230427

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240305

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240318

R150 Certificate of patent or registration of utility model

Ref document number: 7468786

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150