JPWO2017002368A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JPWO2017002368A1 JPWO2017002368A1 JP2017526185A JP2017526185A JPWO2017002368A1 JP WO2017002368 A1 JPWO2017002368 A1 JP WO2017002368A1 JP 2017526185 A JP2017526185 A JP 2017526185A JP 2017526185 A JP2017526185 A JP 2017526185A JP WO2017002368 A1 JPWO2017002368 A1 JP WO2017002368A1
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- semiconductor device
- region
- electrodes
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 174
- 229910044991 metal oxide Inorganic materials 0.000 claims description 45
- 150000004706 metal oxides Chemical class 0.000 claims description 43
- 239000004020 conductor Substances 0.000 claims description 21
- 239000002184 metal Substances 0.000 claims 2
- 230000002457 bidirectional effect Effects 0.000 description 78
- 229910000679 solder Inorganic materials 0.000 description 22
- 238000010586 diagram Methods 0.000 description 14
- 230000000052 comparative effect Effects 0.000 description 12
- 238000000926 separation method Methods 0.000 description 11
- 230000000694 effects Effects 0.000 description 10
- 238000004088 simulation Methods 0.000 description 10
- 239000011800 void material Substances 0.000 description 10
- 239000010410 layer Substances 0.000 description 9
- 230000002265 prevention Effects 0.000 description 9
- 238000002474 experimental method Methods 0.000 description 8
- 230000009467 reduction Effects 0.000 description 8
- 238000009826 distribution Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 238000012986 modification Methods 0.000 description 6
- 239000000470 constituent Substances 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 5
- 238000002161 passivation Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 3
- 238000007599 discharging Methods 0.000 description 2
- 238000004070 electrodeposition Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05555—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0605—Shape
- H01L2224/06051—Bonding areas having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
- H01L2224/06154—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0616—Random array, i.e. array with no symmetry
- H01L2224/06164—Random array, i.e. array with no symmetry covering only portions of the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Integrated Circuits (AREA)
- Junction Field-Effect Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
第1の実施形態に係る半導体装置は、CSP型の半導体装置であって、当該半導体装置を2分した第1領域と第2領域とに、第1半導体装置と第2半導体装置とをそれぞれ備えるものである。前記第1半導体装置と前記第2半導体装置とは、電気特性及び実装の信頼性を向上するための後述する配置位置に、それぞれ複数の電極を有している。
第1の実施形態では、双方向トランジスタ1の具体例を用いて、電極の配置位置により半導体装置の電気特性及び実装の信頼性を向上する効果を説明したが、当該効果は、双方向トランジスタ1には限定されない。当該効果は、半導体装置の機能に関わらず、電極の特徴的な配置位置によって達成されるため、双方向トランジスタ以外にも、単方向トランジスタやダイオードなどのCSP型の半導体装置で広く得ることができる。
第3の実施形態では、半導体装置が双方向トランジスタである場合について、当該双方向トランジスタのオン抵抗を低減するための、ソース電極と活性領域との好適な位置関係について説明する。
第4の実施形態では、双方向トランジスタのオン抵抗を低減するために有効なチップ形状について説明する。
2 制御IC
3 電池
4 負荷
10、20 トランジスタ
11、11a、11b、11c、21、71、81、91 ソース電極
12、22、72、82、92 ゲート電極
13、23 ソース導体
14、24 ソース領域
15、25 ゲート導体
16、26 ゲート絶縁膜
17 ボディコンタクト
18、28 電流制御領域
19、29 活性領域
19a 活性領域の一端領域
19b 活性領域の他端領域
19c 活性領域の分割領域
31 ドレイン導体
32 ドレイン領域
34 層間絶縁層
35 パッシベーション層
41 チップ辺
43 最近接点
44、44a、44b、44c 直線
45 帯状領域
51 第1電極
52 第2電極
第3の実施形態では、双方向トランジスタのオン抵抗を低減するための、ソース電極と活性領域との好適な位置関係について説明する。
図15A、図15Bに示すように、ソース電極11、21の直下の電流経路に最大量の電流が流れ、ソース電極11、21から遠い電流経路ほど大きい抵抗のために電流量は減少すると考えられる。そのため、ソース電極を活性領域19、29の中央に配置したときに、活性領域19、29に流れる電流量の合計が最大(つまり、オン抵抗が最小)となる。
2 制御IC
3 電池
4 負荷
10、20 トランジスタ
11、11a、11b、11c、21、71、81、91 ソース電極
12、22、72、82、92 ゲート電極
13、23 ソース導体
14、24 ソース領域
15、25 ゲート導体
16、26 ゲート絶縁膜
17 ボディコンタクト
18、28 電流制御領域
19、29 活性領域
19a、29a 活性領域の一端領域
19b、29b 活性領域の他端領域
19c、29c 活性領域の分割領域
31 ドレイン導体
32 ドレイン領域
34 層間絶縁層
35 パッシベーション層
41 チップ辺
43 最近接点
44、44a、44b、44c 直線
45 帯状領域
51 第1電極
52 第2電極
Claims (12)
- チップサイズパッケージ型の半導体装置であって、
高々2種類の電位に接続される複数の電極を備え、
前記複数の電極のうち、第1電位に接続される第1電極と第2電位に接続される第2電極との任意の組み合わせについて、前記第1電極と前記第2電極との最近接点同士がチップ辺に対して傾いた直線上にある、
半導体装置。 - 前記複数の電極の各々は、上面視で、幅が一定値以下の帯状領域内に設けられている、
請求項1に記載の半導体装置。 - 前記幅が250μm以下である、
請求項2に記載の半導体装置。 - 前記複数の電極の各々は、上面視で、少なくとも170μmの幅を有する、
請求項2に記載の半導体装置。 - 複数の前記第1電極が前記半導体装置の主電流の経路に設けられ、
1以上の前記第2電極が前記主電流の制御信号の経路に設けられている、
請求項1に記載の半導体装置。 - 1以上の前記第1電極が前記半導体装置の主電流の経路に設けられ、
1以上の前記第2電極が前記主電流の制御信号の経路に設けられており、
前記第1電極の面積は前記第2電極の面積よりも大きい、
請求項1に記載の半導体装置。 - 前記半導体装置は上面視で長方形であり、
前記第1電極は、前記長方形の短辺方向に長い長尺形状に設けられている、
請求項6に記載の半導体装置。 - 前記半導体装置は上面視で長方形であり、
前記第1電極は、前記長方形の長辺方向に長い長尺形状に設けられている、
請求項6に記載の半導体装置。 - チップサイズパッケージ型の半導体装置であって、
前記半導体装置を2分した第1領域と第2領域とに、請求項6に記載の半導体装置である第1半導体装置と第2半導体装置とをそれぞれ備え、
前記第1半導体装置は、前記第1領域に形成された縦型の第1金属酸化物半導体トランジスタであり、前記第1半導体装置の前記第1電極及び前記第2電極は、それぞれ前記第1金属酸化物半導体トランジスタのソース電極及びゲート電極であり、
前記第2半導体装置は、前記第2領域に形成された縦型の第2金属酸化物半導体トランジスタであり、前記第2半導体装置の前記第1電極及び前記第2電極は、それぞれ前記第2金属酸化物半導体トランジスタのソース電極及びゲート電極であり、
前記第1金属酸化物半導体トランジスタのドレインと前記第2金属酸化物半導体トランジスタのドレインとを接続する導体が、前記ソース電極及び前記ゲート電極が設けられた前記半導体装置の主面の反対主面に設けられている、
半導体装置。 - 前記第1領域及び前記第2領域に、前記第1金属酸化物半導体トランジスタの活性領域及び前記第2金属酸化物半導体トランジスタの活性領域がそれぞれ設けられ、
前記活性領域の、前記第1領域と前記第2領域との境界に直交する方向での一端領域及び他端領域のそれぞれに1以上の前記第1電極が設けられている、
請求項9に記載の半導体装置。 - 前記第1領域及び前記第2領域に、前記第1金属酸化物半導体トランジスタの活性領域及び前記第2金属酸化物半導体トランジスタの活性領域がそれぞれ設けられ、
前記活性領域を、前記第1領域と前記第2領域との境界に直交する方向にN分割(Nは2以上の整数)した領域のそれぞれに1以上の前記第1電極が設けられている、
請求項9に記載の半導体装置。 - 前記半導体装置の前記第1領域と前記第2領域との境界と平行な方向の寸法を、前記境界と垂直な方向の寸法で除したアスペクト比が、1より大きい、
請求項9に記載の半導体装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015132819 | 2015-07-01 | ||
JP2015132819 | 2015-07-01 | ||
PCT/JP2016/003133 WO2017002368A1 (ja) | 2015-07-01 | 2016-06-30 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2017002368A1 true JPWO2017002368A1 (ja) | 2018-04-19 |
JP6598037B2 JP6598037B2 (ja) | 2019-10-30 |
Family
ID=57608223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017526185A Active JP6598037B2 (ja) | 2015-07-01 | 2016-06-30 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10636906B2 (ja) |
JP (1) | JP6598037B2 (ja) |
CN (2) | CN111640742B (ja) |
WO (1) | WO2017002368A1 (ja) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6447946B1 (ja) * | 2018-01-19 | 2019-01-09 | パナソニックIpマネジメント株式会社 | 半導体装置および半導体モジュール |
CN112368845A (zh) | 2018-06-19 | 2021-02-12 | 新唐科技日本株式会社 | 半导体装置 |
TWI735838B (zh) | 2018-06-19 | 2021-08-11 | 日商新唐科技日本股份有限公司 | 半導體裝置 |
TWI761740B (zh) * | 2018-12-19 | 2022-04-21 | 日商新唐科技日本股份有限公司 | 半導體裝置 |
JP2021002581A (ja) * | 2019-06-21 | 2021-01-07 | 株式会社村田製作所 | 半導体装置 |
USD951214S1 (en) * | 2019-12-11 | 2022-05-10 | Panasonic Semiconductor Solutions Co., Ltd. | Semiconductor device |
USD951212S1 (en) * | 2019-12-11 | 2022-05-10 | Panasonic Semiconductor Solutions Co., Ltd. | Semiconductor device |
USD951213S1 (en) * | 2019-12-11 | 2022-05-10 | Panasonic Semiconductor Solutions Co., Ltd. | Semiconductor device |
USD951215S1 (en) * | 2019-12-11 | 2022-05-10 | Panasonic Semiconductor Solutions Co., Ltd. | Semiconductor device |
CN116250088A (zh) * | 2021-03-29 | 2023-06-09 | 新唐科技日本株式会社 | 半导体装置及半导体模组 |
WO2024058144A1 (ja) * | 2022-09-16 | 2024-03-21 | ヌヴォトンテクノロジージャパン株式会社 | 半導体装置および実装基板 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6624522B2 (en) * | 2000-04-04 | 2003-09-23 | International Rectifier Corporation | Chip scale surface mounted device and process of manufacture |
JP2007194305A (ja) * | 2006-01-18 | 2007-08-02 | Renesas Technology Corp | 半導体装置 |
JP2008053623A (ja) * | 2006-08-28 | 2008-03-06 | Sanyo Electric Co Ltd | 半導体装置 |
JP2009530826A (ja) * | 2006-03-17 | 2009-08-27 | インターナショナル レクティファイアー コーポレイション | 改良されたチップスケールパッケージ |
JP2010004003A (ja) * | 2008-05-20 | 2010-01-07 | Mitsubishi Electric Corp | パワー半導体装置 |
JP2015103611A (ja) * | 2013-11-22 | 2015-06-04 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69839439D1 (de) | 1998-05-26 | 2008-06-19 | St Microelectronics Srl | MOS-Technologie-Leistungsanordnung mit hoher Integrationsdichte |
KR100721139B1 (ko) * | 2000-02-10 | 2007-05-25 | 인터내쇼널 렉티파이어 코포레이션 | 단일면 상에 돌출 접촉부를 갖는 수직 전도성의 플립칩디바이스 |
JP2002368218A (ja) | 2001-06-08 | 2002-12-20 | Sanyo Electric Co Ltd | 絶縁ゲート型半導体装置 |
TWI268549B (en) * | 2002-05-10 | 2006-12-11 | General Semiconductor Inc | A surface geometry for a MOS-gated device that allows the manufacture of dice having different sizes and method for using same |
US6710414B2 (en) * | 2002-05-10 | 2004-03-23 | General Semiconductor, Inc. | Surface geometry for a MOS-gated device that allows the manufacture of dice having different sizes |
JP2004055803A (ja) * | 2002-07-19 | 2004-02-19 | Renesas Technology Corp | 半導体装置 |
SG115753A1 (en) * | 2004-03-15 | 2005-10-28 | Yamaha Corp | Semiconductor element and wafer level chip size package therefor |
JP5990401B2 (ja) * | 2012-05-29 | 2016-09-14 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
-
2016
- 2016-06-30 CN CN202010498393.9A patent/CN111640742B/zh active Active
- 2016-06-30 CN CN201680037524.5A patent/CN107710400A/zh not_active Withdrawn
- 2016-06-30 JP JP2017526185A patent/JP6598037B2/ja active Active
- 2016-06-30 WO PCT/JP2016/003133 patent/WO2017002368A1/ja active Application Filing
-
2017
- 2017-12-26 US US15/854,220 patent/US10636906B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6624522B2 (en) * | 2000-04-04 | 2003-09-23 | International Rectifier Corporation | Chip scale surface mounted device and process of manufacture |
JP2007194305A (ja) * | 2006-01-18 | 2007-08-02 | Renesas Technology Corp | 半導体装置 |
JP2009530826A (ja) * | 2006-03-17 | 2009-08-27 | インターナショナル レクティファイアー コーポレイション | 改良されたチップスケールパッケージ |
JP2008053623A (ja) * | 2006-08-28 | 2008-03-06 | Sanyo Electric Co Ltd | 半導体装置 |
JP2010004003A (ja) * | 2008-05-20 | 2010-01-07 | Mitsubishi Electric Corp | パワー半導体装置 |
JP2015103611A (ja) * | 2013-11-22 | 2015-06-04 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
CN111640742B (zh) | 2021-04-20 |
WO2017002368A1 (ja) | 2017-01-05 |
CN111640742A (zh) | 2020-09-08 |
CN107710400A (zh) | 2018-02-16 |
JP6598037B2 (ja) | 2019-10-30 |
US20180122939A1 (en) | 2018-05-03 |
US10636906B2 (en) | 2020-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6598037B2 (ja) | 半導体装置 | |
JP6728519B2 (ja) | 半導体装置、および半導体パッケージ装置 | |
KR102306576B1 (ko) | 반도체 장치 | |
US9190378B2 (en) | Semiconductor chip and semiconductor device | |
JP7137558B2 (ja) | 半導体装置 | |
JP4185954B2 (ja) | フレキシブル基板及び半導体装置 | |
US20040084776A1 (en) | Semiconductor equipment | |
US20180308833A1 (en) | Semiconductor device | |
US20070108628A1 (en) | Mounting substrate and semiconductor device | |
DE112020000206T5 (de) | Halbleitermodul-Schaltkreisstruktur | |
JP2011100864A (ja) | 半導体装置及びその製造方法 | |
US7149091B2 (en) | Electronic circuit device | |
JP2007027404A (ja) | 半導体装置 | |
JP2015005623A (ja) | 半導体装置 | |
US11430719B2 (en) | Spot-solderable leads for semiconductor device packages | |
US11217529B2 (en) | Semiconductor device and method of forming a semiconductor device | |
JP4287882B2 (ja) | フレキシブル基板及び半導体装置 | |
JP6849060B2 (ja) | 増幅器 | |
JP2008205308A (ja) | 半導体装置 | |
JP5910456B2 (ja) | 半導体装置 | |
JP2010206090A (ja) | 半導体装置 | |
US11664299B2 (en) | Mounting board and semiconductor device | |
WO2023136078A1 (ja) | 半導体装置 | |
US20050280053A1 (en) | Semiconductor device with diagonal gate signal distribution runner | |
JP2009302101A (ja) | 電子部品搭載構造 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171212 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190124 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20190311 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190530 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20190710 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20190711 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190716 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190821 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190903 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190918 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6598037 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
SZ03 | Written request for cancellation of trust registration |
Free format text: JAPANESE INTERMEDIATE CODE: R313Z03 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |