JPS6228577B2 - - Google Patents

Info

Publication number
JPS6228577B2
JPS6228577B2 JP52041926A JP4192677A JPS6228577B2 JP S6228577 B2 JPS6228577 B2 JP S6228577B2 JP 52041926 A JP52041926 A JP 52041926A JP 4192677 A JP4192677 A JP 4192677A JP S6228577 B2 JPS6228577 B2 JP S6228577B2
Authority
JP
Japan
Prior art keywords
region
base
semiconductor
active base
semiconductor slice
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52041926A
Other languages
English (en)
Japanese (ja)
Other versions
JPS52151575A (en
Inventor
Guren Eiken Jeemuzu
Jonsuton Suroon Benjamin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPS52151575A publication Critical patent/JPS52151575A/ja
Publication of JPS6228577B2 publication Critical patent/JPS6228577B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/65—Integrated injection logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
JP4192677A 1976-04-12 1977-04-12 Semiconductor i2l circuit and method of producing same Granted JPS52151575A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US67602376A 1976-04-12 1976-04-12

Publications (2)

Publication Number Publication Date
JPS52151575A JPS52151575A (en) 1977-12-16
JPS6228577B2 true JPS6228577B2 (en, 2012) 1987-06-22

Family

ID=24712903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4192677A Granted JPS52151575A (en) 1976-04-12 1977-04-12 Semiconductor i2l circuit and method of producing same

Country Status (3)

Country Link
US (1) US4137109A (en, 2012)
JP (1) JPS52151575A (en, 2012)
DE (1) DE2716123C2 (en, 2012)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4268847A (en) * 1977-09-16 1981-05-19 Nippon Electric Co., Ltd. Semiconductor device having an insulated gate type field effect transistor and method for producing the same
US4140558A (en) * 1978-03-02 1979-02-20 Bell Telephone Laboratories, Incorporated Isolation of integrated circuits utilizing selective etching and diffusion
DE2816949C3 (de) * 1978-04-19 1981-07-16 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithisch integrierte Halbleiteranordnung und deren Verwendung zum Aufbau einer Speicheranordnung
JPS55153342A (en) * 1979-05-18 1980-11-29 Fujitsu Ltd Semiconductor device and its manufacture
EP0051488B1 (en) * 1980-11-06 1985-01-30 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device
US4373965A (en) * 1980-12-22 1983-02-15 Ncr Corporation Suppression of parasitic sidewall transistors in locos structures
US4390802A (en) * 1980-12-22 1983-06-28 Motorola, Inc. Low-voltage, high-noise immunity I2 L interface
EP0093304B1 (en) * 1982-04-19 1986-01-15 Matsushita Electric Industrial Co., Ltd. Semiconductor ic and method of making the same
US4546539A (en) * 1982-12-08 1985-10-15 Harris Corporation I2 L Structure and fabrication process compatible with high voltage bipolar transistors
SE433787B (sv) * 1983-07-15 1984-06-12 Ericsson Telefon Ab L M Multipel transistor med gemensam emitter och sparata kollektorer
US4547793A (en) * 1983-12-27 1985-10-15 International Business Machines Corporation Trench-defined semiconductor structure
US4556585A (en) * 1985-01-28 1985-12-03 International Business Machines Corporation Vertically isolated complementary transistors
US4721682A (en) * 1985-09-25 1988-01-26 Monolithic Memories, Inc. Isolation and substrate connection for a bipolar integrated circuit
US4824797A (en) * 1985-10-31 1989-04-25 International Business Machines Corporation Self-aligned channel stop
JPS61263150A (ja) * 1986-01-10 1986-11-21 Toshiba Corp 半導体装置の製造方法
US5021856A (en) * 1989-03-15 1991-06-04 Plessey Overseas Limited Universal cell for bipolar NPN and PNP transistors and resistive elements
US5206182A (en) * 1989-06-08 1993-04-27 United Technologies Corporation Trench isolation process
US5248894A (en) * 1989-10-03 1993-09-28 Harris Corporation Self-aligned channel stop for trench-isolated island
US5270256A (en) * 1991-11-27 1993-12-14 Intel Corporation Method of forming a guard wall to reduce delamination effects
US5341011A (en) * 1993-03-15 1994-08-23 Siliconix Incorporated Short channel trenched DMOS transistor
US5539233A (en) * 1993-07-22 1996-07-23 Texas Instruments Incorporated Controlled low collector breakdown voltage vertical transistor for ESD protection circuits
US5859450A (en) * 1997-09-30 1999-01-12 Intel Corporation Dark current reducing guard ring
KR100253372B1 (ko) * 1997-12-08 2000-04-15 김영환 반도체 소자 및 그 제조방법
DE102012018611B3 (de) * 2012-09-20 2013-10-24 Infineon Technologies Ag Chiprandversiegelung

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3503124A (en) * 1967-02-08 1970-03-31 Frank M Wanlass Method of making a semiconductor device
US3550260A (en) * 1968-12-26 1970-12-29 Motorola Inc Method for making a hot carrier pn-diode
NL6906939A (en, 2012) * 1969-05-06 1970-11-10
NL170348C (nl) * 1970-07-10 1982-10-18 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult.
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
NL170901C (nl) * 1971-04-03 1983-01-03 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting.
DE2212168C2 (de) * 1972-03-14 1982-10-21 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithisch integrierte Halbleiteranordnung
JPS48101089A (en, 2012) * 1972-03-31 1973-12-20
JPS4937585A (en, 2012) * 1972-08-09 1974-04-08
JPS5228550B2 (en, 2012) * 1972-10-04 1977-07-27
GB1457139A (en) * 1973-09-27 1976-12-01 Hitachi Ltd Method of manufacturing semiconductor device
US3904450A (en) * 1974-04-26 1975-09-09 Bell Telephone Labor Inc Method of fabricating injection logic integrated circuits using oxide isolation
US3909807A (en) * 1974-09-03 1975-09-30 Bell Telephone Labor Inc Integrated circuit memory cell
US3962717A (en) * 1974-10-29 1976-06-08 Fairchild Camera And Instrument Corporation Oxide isolated integrated injection logic with selective guard ring
US3982266A (en) * 1974-12-09 1976-09-21 Texas Instruments Incorporated Integrated injection logic having high inverse current gain
CA1056513A (en) * 1975-06-19 1979-06-12 Benjamin J. Sloan (Jr.) Integrated logic circuit and method of fabrication

Also Published As

Publication number Publication date
DE2716123A1 (de) 1977-10-20
US4137109A (en) 1979-01-30
JPS52151575A (en) 1977-12-16
DE2716123C2 (de) 1986-02-06

Similar Documents

Publication Publication Date Title
JPS6228577B2 (en, 2012)
JP2728671B2 (ja) バイポーラトランジスタの製造方法
US4546536A (en) Fabrication methods for high performance lateral bipolar transistors
US4583106A (en) Fabrication methods for high performance lateral bipolar transistors
US4693782A (en) Fabrication method of semiconductor device
EP0039411A2 (en) Process for fabricating an integrated PNP and NPN transistor structure
EP0001300B1 (en) Method of manufacturing a locos semiconductor device
JPH0420265B2 (en, 2012)
US4619036A (en) Self-aligned low-temperature emitter drive-in
EP0233202B1 (en) Fabricating a semiconductor device with buried oxide
KR0163875B1 (ko) 반도체장치 및 그 제조방법
EP0386798A2 (en) A method for forming a channel stopper in a semiconductor structure
EP0139130A1 (en) Method for making a high performance transistor integrated circuit and the resulting integrated circuit
JPH08186259A (ja) ３端子電力絶縁ゲートトランジスタ及びその製造方法
US4669179A (en) Integrated circuit fabrication process for forming a bipolar transistor having extrinsic base regions
EP0166923A2 (en) High performance bipolar transistor having a lightly doped guard ring disposed between the emitter and the extrinsic base region
JPH08227899A (ja) バイポーラトランジスタおよびその製造方法
JPH10335630A (ja) 半導体装置及びその製造方法
KR100925642B1 (ko) 바이폴라 트랜지스터의 제조방법
JP2524035B2 (ja) 半導体装置及びその製造方法
JP2646872B2 (ja) バイポーラトランジスタの製造方法
KR101191156B1 (ko) 반도체 소자의 형성 방법
JPH11260829A (ja) 半導体装置及びその製造方法
JP2646856B2 (ja) バイポーラトランジスタの製造方法
JPS641933B2 (en, 2012)