JPS6094742A - 密封式電力チツプ用パツケ−ジ - Google Patents

密封式電力チツプ用パツケ−ジ

Info

Publication number
JPS6094742A
JPS6094742A JP18548684A JP18548684A JPS6094742A JP S6094742 A JPS6094742 A JP S6094742A JP 18548684 A JP18548684 A JP 18548684A JP 18548684 A JP18548684 A JP 18548684A JP S6094742 A JPS6094742 A JP S6094742A
Authority
JP
Japan
Prior art keywords
package
power chip
electrode
bonded
sealed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18548684A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0118583B2 (de
Inventor
アレクサンダー・ジヨン・ヤーマン
コンスタンチン・アロイス・ニユーゲバウアー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co filed Critical General Electric Co
Publication of JPS6094742A publication Critical patent/JPS6094742A/ja
Publication of JPH0118583B2 publication Critical patent/JPH0118583B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/049Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads being perpendicular to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
JP18548684A 1983-09-06 1984-09-06 密封式電力チツプ用パツケ−ジ Granted JPS6094742A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US52929583A 1983-09-06 1983-09-06
US529295 1983-09-06

Publications (2)

Publication Number Publication Date
JPS6094742A true JPS6094742A (ja) 1985-05-27
JPH0118583B2 JPH0118583B2 (de) 1989-04-06

Family

ID=24109306

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18548684A Granted JPS6094742A (ja) 1983-09-06 1984-09-06 密封式電力チツプ用パツケ−ジ

Country Status (4)

Country Link
JP (1) JPS6094742A (de)
CA (1) CA1216960A (de)
DE (1) DE3432449A1 (de)
GB (1) GB2146174B (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003511864A (ja) * 1999-10-09 2003-03-25 ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング 電力半導体モジュール

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148264A (en) * 1990-05-02 1992-09-15 Harris Semiconductor Patents, Inc. High current hermetic package
US5446316A (en) * 1994-01-06 1995-08-29 Harris Corporation Hermetic package for a high power semiconductor device
FR2793350B1 (fr) * 1999-05-03 2003-08-15 St Microelectronics Sa Protection d'une puce semiconductrice
DE10156626A1 (de) * 2001-11-17 2003-06-05 Bosch Gmbh Robert Elektronische Anordnung
US7138708B2 (en) 1999-09-24 2006-11-21 Robert Bosch Gmbh Electronic system for fixing power and signal semiconductor chips
US6703707B1 (en) 1999-11-24 2004-03-09 Denso Corporation Semiconductor device having radiation structure
US6693350B2 (en) 1999-11-24 2004-02-17 Denso Corporation Semiconductor device having radiation structure and method for manufacturing semiconductor device having radiation structure
JP4479121B2 (ja) 2001-04-25 2010-06-09 株式会社デンソー 半導体装置の製造方法
US8018056B2 (en) 2005-12-21 2011-09-13 International Rectifier Corporation Package for high power density devices
CN111146152B (zh) * 2019-10-30 2021-09-10 苏师大半导体材料与设备研究院(邳州)有限公司 一种半导体封装件

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3125709A (en) * 1960-10-17 1964-03-17 Housing assembly
DE1815799C3 (de) * 1968-12-19 1979-09-13 Siemens Ag, 1000 Berlin Und 8000 Muenchen Anordnung eines Halbleiterbauelementgehäuses
US3646405A (en) * 1969-01-08 1972-02-29 Mallory & Co Inc P R Hermetic seal
DE2213915A1 (de) * 1972-03-22 1973-10-04 Siemens Ag Gehaeuse fuer halbleitersysteme
US3994430A (en) * 1975-07-30 1976-11-30 General Electric Company Direct bonding of metals to ceramics and metals
CH660258A5 (de) * 1983-01-20 1987-03-31 Landis & Gyr Ag Keramikgehaeuse fuer einen hybridschaltkreis.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003511864A (ja) * 1999-10-09 2003-03-25 ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング 電力半導体モジュール
JP4886137B2 (ja) * 1999-10-09 2012-02-29 ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング 電力半導体モジュール

Also Published As

Publication number Publication date
JPH0118583B2 (de) 1989-04-06
GB2146174B (en) 1987-04-23
CA1216960A (en) 1987-01-20
GB8420944D0 (en) 1984-09-19
GB2146174A (en) 1985-04-11
DE3432449A1 (de) 1985-04-04
DE3432449C2 (de) 1991-08-22

Similar Documents

Publication Publication Date Title
US4646129A (en) Hermetic power chip packages
KR100364681B1 (ko) 고출력반도체장치용밀폐패키지
US4227036A (en) Composite flanged ceramic package for electronic devices
JPH11330283A (ja) 半導体モジュール及び大型半導体モジュール
JPH0129068B2 (de)
JP2001168368A (ja) 端子ボックス
JPS59100560A (ja) パワ−トランジスタモジユ−ル
JP6988345B2 (ja) 半導体装置
JPS6094742A (ja) 密封式電力チツプ用パツケ−ジ
US5248901A (en) Semiconductor devices and methods of assembly thereof
US4266089A (en) All metal flat package having excellent heat transfer characteristics
JP3816821B2 (ja) 高周波用パワーモジュール基板及びその製造方法
JP2001035968A (ja) ボールグリッドアレイを具えるパワー半導体実装パッケージ
JP2001217333A (ja) 気密封止型半導体パッケージ
TW548807B (en) Hermetically sealing enclosure for housing photo-semiconductor devices and photo-semiconductor module incorporating the enclosure
JPH05315467A (ja) 混成集積回路装置
JP3176250B2 (ja) 半導体素子収納用パッケージ
JPS63173348A (ja) 半導体装置
JPH0513603A (ja) 半導体集積回路装置
JP2669310B2 (ja) 半導体集積回路装置およびその実装方法
JP2870501B2 (ja) 半導体装置
JP3445761B2 (ja) 電子デバイス用セラミックパッケージ
JP2003234382A (ja) 半導体装置
JPS623984B2 (de)
JP2004022627A (ja) 電力増幅半導体装置用パッケージとその製造方法およびそれを用いた電力増幅半導体装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees