JPS59115667U - 集積回路 - Google Patents
集積回路Info
- Publication number
- JPS59115667U JPS59115667U JP1983192222U JP19222283U JPS59115667U JP S59115667 U JPS59115667 U JP S59115667U JP 1983192222 U JP1983192222 U JP 1983192222U JP 19222283 U JP19222283 U JP 19222283U JP S59115667 U JPS59115667 U JP S59115667U
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- epitaxial layer
- layer
- type
- paragraph
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/35—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices with charge storage in a depletion layer, e.g. charge coupled devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図は、本考案の実施例を説明するため用いられる半
導体ウェーハの一部の断面図であり、説明上、基板上の
エピタキシャル層を基板の厚さに。 比例して示した図、第2図は、第1図のエピタキシャル
部の拡大図であり、本考案に基づく低い漏洩電流特性を
有するpn接合形成のためドープされた各領域を示した
図、第3図は、第2図の構造の電気的機能を示した図、
第4図は、第1図の半導体ウェーハ内の所望のホウ素濃
度分布を示した図、第5図は、所望の逆方向漏洩電流特
性を得るため本考案の適用できる他の実施例の構造を示
した図である。 〔主要部分の符号の説明〕、n型領域・・・・・・22
゜23.24、半導体基体・・・・・・12、エピタキ
シャル層・・・・・・14、グラファイトサセプタ・・
・・・・63、シリコン層−−−−−−66゜
導体ウェーハの一部の断面図であり、説明上、基板上の
エピタキシャル層を基板の厚さに。 比例して示した図、第2図は、第1図のエピタキシャル
部の拡大図であり、本考案に基づく低い漏洩電流特性を
有するpn接合形成のためドープされた各領域を示した
図、第3図は、第2図の構造の電気的機能を示した図、
第4図は、第1図の半導体ウェーハ内の所望のホウ素濃
度分布を示した図、第5図は、所望の逆方向漏洩電流特
性を得るため本考案の適用できる他の実施例の構造を示
した図である。 〔主要部分の符号の説明〕、n型領域・・・・・・22
゜23.24、半導体基体・・・・・・12、エピタキ
シャル層・・・・・・14、グラファイトサセプタ・・
・・・・63、シリコン層−−−−−−66゜
Claims (1)
- 【実用新案登録請求の範囲】 I P型シリコン半導体中に含まれるn型領域を少なく
とも一つ含む本質的に平坦なMOSトランジスタ素子を
含む型式の多数のnチャネルMOSメモリセルを含む量
産型集積回路におい動作時に空乏層を形成するように設
計され、そのエピタキシャル層が接合深さを包含しそし
て接合が十分に逆バイアスされた状態で、該エピタキシ
ャル層内の空乏層幅を完全に囲むだけの厚さを有するも
のであること特徴とする集積回5 実用新案登録請求の
範囲第1項に記載された集積回路において、 半導体基体が少なくとも1018c77に−3のP型ド
ーパント濃度を有し、エピタキシャル層が1014ない
し1016C7F!−3の範囲のP型ドーハント濃度を
有することを特徴とする集積回路。 6 実用新案登録請求の範囲第1項、第2項または第3
項に記載された集積回路において、前記エピタキシャル
層は、シリコン層で被覆されたグラファイトサセプタ上
に置かれた半導体をガス雰囲気で加熱することにより成
長させられた層であることを特徴とする集積回路。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US84800077A | 1977-11-03 | 1977-11-03 | |
US848000 | 1977-11-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59115667U true JPS59115667U (ja) | 1984-08-04 |
JPH019174Y2 JPH019174Y2 (ja) | 1989-03-13 |
Family
ID=25302070
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13466978A Pending JPS5474684A (en) | 1977-11-03 | 1978-11-02 | Nnchannel mos memory |
JP1983192222U Granted JPS59115667U (ja) | 1977-11-03 | 1983-12-15 | 集積回路 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13466978A Pending JPS5474684A (en) | 1977-11-03 | 1978-11-02 | Nnchannel mos memory |
Country Status (17)
Country | Link |
---|---|
JP (2) | JPS5474684A (ja) |
BE (1) | BE871678A (ja) |
CA (1) | CA1129550A (ja) |
CH (1) | CH636216A5 (ja) |
DE (1) | DE2846872B2 (ja) |
FR (1) | FR2408191A1 (ja) |
GB (1) | GB2007430B (ja) |
HK (1) | HK25484A (ja) |
IL (1) | IL55812A (ja) |
IN (1) | IN151278B (ja) |
IT (1) | IT1100012B (ja) |
MY (1) | MY8400042A (ja) |
NL (1) | NL191768C (ja) |
PL (1) | PL115612B1 (ja) |
SE (1) | SE438217B (ja) |
SG (1) | SG56282G (ja) |
TR (1) | TR20234A (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4216489A (en) * | 1979-01-22 | 1980-08-05 | Bell Telephone Laboratories, Incorporated | MOS Dynamic memory in a diffusion current limited semiconductor structure |
DE3069973D1 (en) * | 1979-08-25 | 1985-02-28 | Zaidan Hojin Handotai Kenkyu | Insulated-gate field-effect transistor |
JPS5694732A (en) * | 1979-12-28 | 1981-07-31 | Fujitsu Ltd | Semiconductor substrate |
DE3177173D1 (de) * | 1980-01-25 | 1990-05-23 | Toshiba Kawasaki Kk | Halbleiterspeichervorrichtung. |
JPH0782753B2 (ja) * | 1984-08-31 | 1995-09-06 | 三菱電機株式会社 | ダイナミックメモリ装置 |
USD845135S1 (en) | 2017-02-24 | 2019-04-09 | S. C. Johnson & Son, Inc. | Bottle neck with cap |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1544327A1 (de) * | 1951-01-28 | 1970-02-26 | Telefunken Patent | Verfahren zum Herstellen einer dotierten Zone in einem begrenzten Bereich eines Halbleiterkoerpers |
US3918081A (en) * | 1968-04-23 | 1975-11-04 | Philips Corp | Integrated semiconductor device employing charge storage and charge transport for memory or delay line |
US3852800A (en) * | 1971-08-02 | 1974-12-03 | Texas Instruments Inc | One transistor dynamic memory cell |
JPS5123432B2 (ja) * | 1971-08-26 | 1976-07-16 | ||
JPS4931509U (ja) * | 1972-06-17 | 1974-03-19 | ||
US3961355A (en) * | 1972-06-30 | 1976-06-01 | International Business Machines Corporation | Semiconductor device having electrically insulating barriers for surface leakage sensitive devices and method of forming |
US4012757A (en) * | 1975-05-05 | 1977-03-15 | Intel Corporation | Contactless random-access memory cell and cell pair |
US3997368A (en) * | 1975-06-24 | 1976-12-14 | Bell Telephone Laboratories, Incorporated | Elimination of stacking faults in silicon devices: a gettering process |
US4003036A (en) * | 1975-10-23 | 1977-01-11 | American Micro-Systems, Inc. | Single IGFET memory cell with buried storage element |
JPS5279786A (en) * | 1975-12-26 | 1977-07-05 | Fujitsu Ltd | Semiconductor memory device |
JPS5290279A (en) * | 1976-01-23 | 1977-07-29 | Nippon Telegr & Teleph Corp <Ntt> | Mos memory device |
DE2603746A1 (de) * | 1976-01-31 | 1977-08-04 | Licentia Gmbh | Integrierte schaltungsanordnung |
DE2619713C2 (de) * | 1976-05-04 | 1984-12-20 | Siemens AG, 1000 Berlin und 8000 München | Halbleiterspeicher |
-
1978
- 1978-10-11 GB GB7840104A patent/GB2007430B/en not_active Expired
- 1978-10-25 SE SE7811094A patent/SE438217B/sv not_active IP Right Cessation
- 1978-10-26 TR TR20234A patent/TR20234A/xx unknown
- 1978-10-27 IL IL55812A patent/IL55812A/xx unknown
- 1978-10-27 DE DE2846872A patent/DE2846872B2/de active Granted
- 1978-10-30 CA CA314,979A patent/CA1129550A/en not_active Expired
- 1978-10-31 BE BE191457A patent/BE871678A/xx not_active IP Right Cessation
- 1978-11-02 NL NL7810929A patent/NL191768C/xx not_active IP Right Cessation
- 1978-11-02 JP JP13466978A patent/JPS5474684A/ja active Pending
- 1978-11-02 IT IT29360/78A patent/IT1100012B/it active
- 1978-11-02 FR FR7831052A patent/FR2408191A1/fr active Granted
- 1978-11-02 CH CH1130478A patent/CH636216A5/de not_active IP Right Cessation
- 1978-11-03 PL PL1978210682A patent/PL115612B1/pl not_active IP Right Cessation
-
1979
- 1979-03-19 IN IN268/CAL/79A patent/IN151278B/en unknown
-
1982
- 1982-11-04 SG SG562/82A patent/SG56282G/en unknown
-
1983
- 1983-12-15 JP JP1983192222U patent/JPS59115667U/ja active Granted
-
1984
- 1984-03-22 HK HK254/84A patent/HK25484A/xx not_active IP Right Cessation
- 1984-12-30 MY MY42/84A patent/MY8400042A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
NL7810929A (nl) | 1979-05-07 |
SG56282G (en) | 1983-09-02 |
DE2846872C3 (ja) | 1989-06-08 |
IT1100012B (it) | 1985-09-28 |
FR2408191B1 (ja) | 1982-11-19 |
BE871678A (fr) | 1979-02-15 |
IL55812A0 (en) | 1978-12-17 |
PL210682A1 (pl) | 1979-07-16 |
SE438217B (sv) | 1985-04-01 |
FR2408191A1 (fr) | 1979-06-01 |
IT7829360A0 (it) | 1978-11-02 |
HK25484A (en) | 1984-03-30 |
GB2007430A (en) | 1979-05-16 |
NL191768B (nl) | 1996-03-01 |
DE2846872B2 (de) | 1981-04-30 |
CA1129550A (en) | 1982-08-10 |
MY8400042A (en) | 1984-12-31 |
JPH019174Y2 (ja) | 1989-03-13 |
PL115612B1 (en) | 1981-04-30 |
GB2007430B (en) | 1982-03-03 |
JPS5474684A (en) | 1979-06-14 |
IL55812A (en) | 1981-10-30 |
DE2846872A1 (de) | 1979-05-10 |
TR20234A (tr) | 1980-11-01 |
NL191768C (nl) | 1996-07-02 |
CH636216A5 (de) | 1983-05-13 |
SE7811094L (sv) | 1979-05-04 |
IN151278B (ja) | 1983-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4047217A (en) | High-gain, high-voltage transistor for linear integrated circuits | |
GB1306817A (en) | Semiconductor devices | |
GB1301345A (ja) | ||
US5756387A (en) | Method for forming zener diode with high time stability and low noise | |
US3770519A (en) | Isolation diffusion method for making reduced beta transistor or diodes | |
GB1456376A (en) | Semiconductor devices | |
GB1516264A (en) | Semiconductor devices | |
JPS59115667U (ja) | 集積回路 | |
GB1334745A (en) | Semiconductor devices | |
JP3396125B2 (ja) | 定電圧ダイオード | |
JPH0481343B2 (ja) | ||
EP0720237A1 (en) | Zener diode for integrated circuits | |
GB1446386A (en) | Single bipolar transistor memory cell and methods of operation and fabrication | |
US4249192A (en) | Monolithic integrated semiconductor diode arrangement | |
GB1271896A (en) | Semiconductor rectifying junction device | |
JPS5916414B2 (ja) | 半導体装置 | |
JPS608629B2 (ja) | 半導体装置 | |
JP2716152B2 (ja) | ラテラルトランジスタ | |
GB1220436A (en) | Stress sensitive semiconductor element | |
GB1177694A (en) | Improvements in or Relating to Transistors | |
GB1465788A (en) | Monolithic structure including a transistor | |
JPH01211973A (ja) | 半導体装置 | |
JPS6113955U (ja) | 集積回路に組込まれるツエナ−ダイオ−ド | |
JPS5848471A (ja) | ダイオ−ド | |
GB1172109A (en) | Improvements relating to Semiconductor Devices |