JPH0421348B2 - - Google Patents

Info

Publication number
JPH0421348B2
JPH0421348B2 JP1090315A JP9031589A JPH0421348B2 JP H0421348 B2 JPH0421348 B2 JP H0421348B2 JP 1090315 A JP1090315 A JP 1090315A JP 9031589 A JP9031589 A JP 9031589A JP H0421348 B2 JPH0421348 B2 JP H0421348B2
Authority
JP
Japan
Prior art keywords
channel
transistor
polycrystalline silicon
memory cell
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1090315A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0214565A (ja
Inventor
Shinji Morozumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP1090315A priority Critical patent/JPH0214565A/ja
Publication of JPH0214565A publication Critical patent/JPH0214565A/ja
Publication of JPH0421348B2 publication Critical patent/JPH0421348B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Thin Film Transistor (AREA)
JP1090315A 1989-04-10 1989-04-10 ランダム・アクセス・メモリ Granted JPH0214565A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1090315A JPH0214565A (ja) 1989-04-10 1989-04-10 ランダム・アクセス・メモリ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1090315A JPH0214565A (ja) 1989-04-10 1989-04-10 ランダム・アクセス・メモリ

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP55135634A Division JPS5760868A (en) 1980-09-29 1980-09-29 Cmos memory cell

Publications (2)

Publication Number Publication Date
JPH0214565A JPH0214565A (ja) 1990-01-18
JPH0421348B2 true JPH0421348B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-04-09

Family

ID=13995097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1090315A Granted JPH0214565A (ja) 1989-04-10 1989-04-10 ランダム・アクセス・メモリ

Country Status (1)

Country Link
JP (1) JPH0214565A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2635831B2 (ja) * 1991-01-28 1997-07-30 株式会社東芝 半導体装置
JP2682393B2 (ja) * 1993-08-13 1997-11-26 日本電気株式会社 スタティック形半導体記憶装置
US9490241B2 (en) 2011-07-08 2016-11-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising a first inverter and a second inverter

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS503787A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-05-16 1975-01-16
JPS5311947B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-08-04 1978-04-25
JPS5828744B2 (ja) * 1977-05-31 1983-06-17 テキサス インスツルメンツ インコ−ポレイテツド シリコンゲ−ト型集積回路デバイスおよびその製造方法
JPS5575900U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1978-11-17 1980-05-24
JPS55110069A (en) * 1979-02-16 1980-08-25 Hitachi Ltd Semiconductor memory device
JPS5862771A (ja) * 1981-10-12 1983-04-14 Oki Electric Ind Co Ltd 図形認識装置

Also Published As

Publication number Publication date
JPH0214565A (ja) 1990-01-18

Similar Documents

Publication Publication Date Title
KR100418089B1 (ko) 반도체 소자의 박막 트랜지스터 제조 방법
US6117721A (en) Semiconductor processing method of forming a static random access memory cell and static random access memory cell
US6103579A (en) Method of isolating a SRAM cell
US4187602A (en) Static memory cell using field implanted resistance
JPH0421348B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6750107B1 (en) Method and apparatus for isolating a SRAM cell
JP2782333B2 (ja) 薄膜トランジスタの製造方法
JP2602125B2 (ja) 薄膜トランジスタの製造方法
JPH0459784B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0421349B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0732202B2 (ja) メモリセル
JP2562383B2 (ja) 薄膜トランジスタ
JPH0459783B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04211165A (ja) ランダム・アクセス・メモリ
JPH0435903B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04211166A (ja) 薄膜トランジスタ
JPH0682809B2 (ja) 半導体装置の製造方法
JPH0214564A (ja) Ｃｍｏｓメモリ・セル
JPH0677436A (ja) ランダム・アクセス・メモリ
JPH0677435A (ja) 半導体装置
JPH0669458A (ja) メモリセル
JPH0682810B2 (ja) 半導体装置の製造方法
JPH0669457A (ja) メモリセル
JPH04162774A (ja) 半導体装置
JPS60167375A (ja) 半導体装置