JPH0113659B2 - - Google Patents

Info

Publication number
JPH0113659B2
JPH0113659B2 JP54123704A JP12370479A JPH0113659B2 JP H0113659 B2 JPH0113659 B2 JP H0113659B2 JP 54123704 A JP54123704 A JP 54123704A JP 12370479 A JP12370479 A JP 12370479A JP H0113659 B2 JPH0113659 B2 JP H0113659B2
Authority
JP
Japan
Prior art keywords
delay
signal
stage
input
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54123704A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5647125A (en
Inventor
Ken Hashizume
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP12370479A priority Critical patent/JPS5647125A/ja
Publication of JPS5647125A publication Critical patent/JPS5647125A/ja
Publication of JPH0113659B2 publication Critical patent/JPH0113659B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
JP12370479A 1979-09-26 1979-09-26 Delay circuit Granted JPS5647125A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12370479A JPS5647125A (en) 1979-09-26 1979-09-26 Delay circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12370479A JPS5647125A (en) 1979-09-26 1979-09-26 Delay circuit

Publications (2)

Publication Number Publication Date
JPS5647125A JPS5647125A (en) 1981-04-28
JPH0113659B2 true JPH0113659B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-03-07

Family

ID=14867273

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12370479A Granted JPS5647125A (en) 1979-09-26 1979-09-26 Delay circuit

Country Status (1)

Country Link
JP (1) JPS5647125A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58218230A (ja) * 1982-06-11 1983-12-19 Fujitsu Ltd 遅延時間選定回路
JPS59223017A (ja) * 1983-06-01 1984-12-14 Mitsubishi Electric Corp 半導体装置
JPH0812987B2 (ja) * 1985-01-25 1996-02-07 株式会社日立製作所 遅延回路
JPS62111517A (ja) * 1985-11-08 1987-05-22 Fujitsu Ltd クロツク発生方式
JPH0619219Y2 (ja) * 1987-07-23 1994-05-18 横河電機株式会社 プログラマブルディレ−回路
JPH02237253A (ja) * 1989-03-10 1990-09-19 Canon Inc 電話機
JPH0728735Y2 (ja) * 1989-05-15 1995-06-28 株式会社アドバンテスト 遅延発生回路
JPH05129907A (ja) * 1991-10-31 1993-05-25 Nec Kyushu Ltd 信号遅延装置
JP3935928B2 (ja) 2003-03-25 2007-06-27 富士通株式会社 遅延回路、および遅延回路の制御方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5050851A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-09-04 1975-05-07
JPS5161249A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1974-11-25 1976-05-27 Nippon Electric Co
JPS5428559A (en) * 1977-08-08 1979-03-03 Nec Corp Signal delay device

Also Published As

Publication number Publication date
JPS5647125A (en) 1981-04-28

Similar Documents

Publication Publication Date Title
US5121014A (en) CMOS delay circuit with controllable delay
JP2576366B2 (ja) 可変遅延バッファ回路
US4677499A (en) Digital time base corrector
JPH09304484A (ja) 半導体記憶装置
JPH0113659B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US20030012322A1 (en) Delay locked loop
JP3374919B2 (ja) シリアルデータ信号をパラレルデータ信号へ変換する回路装置
JPH0946197A (ja) 可変遅延回路
JPH07112146B2 (ja) 可変遅延回路
JPH06291604A (ja) 可変遅延回路
US6275068B1 (en) Programmable clock delay
JPS6130450B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05327479A (ja) 半導体集積回路装置
JPS6244727B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3248715A (en) Arrangement for the successive storage and corresponding release of information pulses
JP2897682B2 (ja) 遅延時間調整回路
JPH06188698A (ja) 遅延回路およびこの遅延回路を用いた波形整形回路
KR950013707B1 (ko) 펄스폭 신장회로
JPH0214813B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH01115213A (ja) ノイズ除去回路
JPH05268020A (ja) クロック切換回路
JPH0161265B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61285523A (ja) クロツク切換回路
JPH05122207A (ja) ｎ段ジツタ吸収回路
JPH05172902A (ja) テスト回路