JP7309863B2 - 3次元メモリアレイ - Google Patents
3次元メモリアレイ Download PDFInfo
- Publication number
- JP7309863B2 JP7309863B2 JP2021519769A JP2021519769A JP7309863B2 JP 7309863 B2 JP7309863 B2 JP 7309863B2 JP 2021519769 A JP2021519769 A JP 2021519769A JP 2021519769 A JP2021519769 A JP 2021519769A JP 7309863 B2 JP7309863 B2 JP 7309863B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive
- memory array
- conductive lines
- memory
- storage element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 title claims description 217
- 239000000463 material Substances 0.000 claims description 87
- 239000011810 insulating material Substances 0.000 claims description 33
- 238000003491 array Methods 0.000 claims description 13
- 239000007769 metal material Substances 0.000 claims description 8
- 150000004770 chalcogenides Chemical class 0.000 claims description 7
- 239000003989 dielectric material Substances 0.000 claims description 3
- 238000013459 approach Methods 0.000 description 7
- 238000000034 method Methods 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 5
- 238000009413 insulation Methods 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910052714 tellurium Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- -1 e.g. Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004242 micellar liquid chromatography Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
- H10B63/845—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays the switching components being connected to a common vertical conductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
- G11C13/0026—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
- G11C13/0028—Word-line or row circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/003—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
- H10B63/34—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors of the vertical channel field-effect transistor type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/066—Shaping switching materials by filling of openings, e.g. damascene method
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/71—Three dimensional array
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/823—Device geometry adapted for essentially horizontal current flow, e.g. bridge type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8825—Selenides, e.g. GeSe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
Landscapes
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Description
以前のアプローチは、複数の平面に形成された導電線材料に形成された各開口部に対して1つのデコーダドライバを含み得る。従って、以前のアプローチでは、デコーダドライバの数は、複数の平面に形成された導電線材料に形成された開口部の数にほぼ完全に依存している。ビット線デコーダの数は、x方向の開口部の数(N)にy方向の開口部の数(M)を掛けたものである。ワード線デコーダの数は、3Dメモリアレイのフロアの数である。従って、デコーダの総数は、ビット線デコーダの数(N*M)とワード線デコーダの数(L)の合計である。
Claims (12)
- 3次元(3D)メモリアレイであって、
絶縁材によって互いに分離された第1の複数の導電線と、
第2の複数の導電線と、
前記第1の複数の導電線及び前記第2の複数の導電線に実質的に垂直に延びるように六角形パターンに配置された複数の対の導電ピラーであって、各対の前記導電ピラーは、金属材料を含み、かつ、前記第2の複数の導電線のうちの同じ導電線に結合されており、前記六角形パターンは、x方向に互いに隣接して一列に並び、かつ、y方向には互いに一列に並ぶが該y方向には互いに隣接しない前記複数の対の導電ピラーを含む、前記複数の対の導電ピラーと、
各対の前記導電ピラーの周りに部分的に形成された記憶素子材料と、
前記3Dメモリアレイ上で実行されるプログラム動作または検知動作中に、前記第1の複数の導電線のうちの1つ及び前記第2の複数の導電線のうちの1つを選択するように構成された回路と、
を備える、3Dメモリアレイ。 - 複数のメモリセルをさらに備え、各メモリセルは、
前記第1の複数の導電線のうちの1つの一部分と、
前記複数の対の導電ピラーのうちの1つの前記導電ピラーの一方の一部分と、
その導電ピラーの周りに部分的に形成された前記記憶素子材料の一部分と、
を含む、請求項1に記載の3Dメモリアレイ。 - 各メモリセルは、前記第1の複数の導電線のうちのそれぞれの前記一部分に対して実質的に同一平面上にある、請求項2に記載の3Dメモリアレイ。
- 前記記憶素子材料は、自己選択的な記憶素子材料である、請求項1~3のいずれか1項に記載の3Dメモリアレイ。
- 前記絶縁材は、誘電体材料である、請求項1~3のいずれか1項に記載の3Dメモリアレイ。
- 第1の絶縁材によって互いに分離された複数の導電線と、
六角形パターンに配置された複数の垂直スタックと、
を備える3次元(3D)メモリアレイであって、
前記複数の垂直スタックのそれぞれは、
金属材料を含み、かつ、前記複数の導電線に実質的に垂直に延びるように配置された第1の導電ピラーと、
前記金属材料を含み、かつ、前記複数の導電線に実質的に垂直に延びるように配置された第2の導電ピラーと、
前記第1の導電ピラーの周りに部分的に、且つ、前記第2の導電ピラーの周りに部分的に形成された記憶素子材料と、
を含み、
前記第1の導電ピラーの周りに部分的に形成された前記記憶素子材料は、前記第2の導電ピラーの周りに部分的に形成された前記記憶素子材料から第2の絶縁材によって分離され、
前記六角形パターンは、x方向に互いに隣接して一列に並び、かつ、y方向には互いに一列に並ぶが該y方向には互いに隣接しない前記複数の垂直スタックを含み、
前記3Dメモリアレイは、前記3Dメモリアレイ上で実行されるプログラム動作または検知動作中、前記複数の垂直スタックのうちの1つの前記第1及び前記第2の導電ピラーと、前記複数の導電線のうちの1つとにアクセス電圧を印加するように構成された回路を更に備える、3Dメモリアレイ。 - 前記回路は、前記3Dメモリアレイのフロアの数に基づくデコーダの数を含む、請求項6に記載の3Dメモリアレイ。
- 前記回路は、x方向の前記複数の垂直スタックの数のみに基づくデコーダの数を含む、請求項6に記載の3Dメモリアレイ。
- 前記複数の導電線のそれぞれは、前記3Dメモリアレイの異なるワード線であり、
前記複数の垂直スタックのそれぞれの前記第1及び前記第2の導電ピラーは、前記3Dメモリアレイのビット線に通信可能に結合される、
請求項6~8のいずれか1項に記載の3Dメモリアレイ。 - 前記記憶素子材料は、カルコゲニド材料である、請求項6~8のいずれか1項に記載の3Dメモリアレイ。
- 絶縁材によって互いに分離された第1の複数の導電線と、
第2の複数の導電線と、
前記第1の複数の導電線及び前記第2の複数の導電線に実質的に垂直に延びるように六角形パターンに配置された複数の対の導電ピラーであって、各対の前記導電ピラーは、金属材料を含み、かつ、前記第2の複数の導電線のうちの同じ導電線に結合されており、前記六角形パターンは、x方向に互いに隣接して一列に並び、かつ、y方向には互いに一列に並ぶが該y方向には互いに隣接しない前記複数の対の導電ピラーを含む、前記複数の対の導電ピラーと、
各対の前記導電ピラーの周りに部分的に形成された記憶素子材料と、
前記第1の複数の導電線に結合された第3の複数の導電線であって、前記第2の複数の導電線に実質的に垂直である第3の複数の導電線と、
を備える3次元(3D)メモリアレイ。 - 第1の絶縁材によって互いに分離された複数の導電線と、
六角形パターンに配置された複数の垂直スタックと、
を備える3次元(3D)メモリアレイであって、
前記複数の垂直スタックのそれぞれは、
金属材料を含み、かつ、前記複数の導電線に実質的に垂直に延びるように配置された第1の導電ピラーと、
前記金属材料を含み、かつ、前記複数の導電線に実質的に垂直に延びるように配置された第2の導電ピラーと、
前記第1の導電ピラーの周りに部分的に、且つ、前記第2の導電ピラーの周りに部分的に形成された記憶素子材料と、
を含み、
前記第1の導電ピラーの周りに部分的に形成された前記記憶素子材料は、前記第2の導電ピラーの周りに部分的に形成された前記記憶素子材料から第2の絶縁材によって分離され、
前記第1の絶縁材及び前記第2の絶縁材は、同じ絶縁材であり、
前記六角形パターンは、x方向に互いに隣接して一列に並び、かつ、y方向には互いに一列に並ぶが該y方向には互いに隣接しない前記複数の垂直スタックを含む、
3Dメモリアレイ。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/156,194 | 2018-10-10 | ||
US16/156,194 US10593730B1 (en) | 2018-10-10 | 2018-10-10 | Three-dimensional memory array |
PCT/US2019/051228 WO2020076459A1 (en) | 2018-10-10 | 2019-09-16 | Three-dimensional memory array |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2022504654A JP2022504654A (ja) | 2022-01-13 |
JP7309863B2 true JP7309863B2 (ja) | 2023-07-18 |
Family
ID=69778904
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2021519769A Active JP7309863B2 (ja) | 2018-10-10 | 2019-09-16 | 3次元メモリアレイ |
Country Status (6)
Country | Link |
---|---|
US (3) | US10593730B1 (ja) |
EP (1) | EP3864698A4 (ja) |
JP (1) | JP7309863B2 (ja) |
KR (1) | KR20210046814A (ja) |
CN (1) | CN112805834A (ja) |
WO (1) | WO2020076459A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10930707B2 (en) * | 2019-07-02 | 2021-02-23 | Micron Technology, Inc. | Memory device with a split pillar architecture |
US20230089791A1 (en) * | 2021-09-23 | 2023-03-23 | International Business Machines Corporation | Resistive memory for analog computing |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010192569A (ja) | 2009-02-17 | 2010-09-02 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
US20110140070A1 (en) | 2008-08-14 | 2011-06-16 | Sung-Dong Kim | Three-dimensional semiconductor device and methods of fabricating and operating the same |
JP2013531887A (ja) | 2010-06-07 | 2013-08-08 | マイクロン テクノロジー, インク. | メモリアレイ。 |
JP2015534720A (ja) | 2012-08-31 | 2015-12-03 | マイクロン テクノロジー, インク. | 3次元メモリアレイアーキテクチャ |
US20160005762A1 (en) | 2014-05-21 | 2016-01-07 | Macronix International Co., Ltd. | Multiple-bit-per-cell, independent double gate, vertical channel memory having split channel |
US20160307846A1 (en) | 2015-04-17 | 2016-10-20 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20170263615A1 (en) | 2016-03-09 | 2017-09-14 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
JP2018500754A (ja) | 2014-11-26 | 2018-01-11 | マイクロチップ テクノロジー インコーポレイテッドMicrochip Technology Incorporated | 縮小された伝導性経路面積/増進された電場のためのスペーサ領域を有する抵抗メモリセル |
US10096655B1 (en) | 2017-04-07 | 2018-10-09 | Micron Technology, Inc. | Three dimensional memory array |
Family Cites Families (88)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7456439B1 (en) * | 2001-03-22 | 2008-11-25 | T-Ram Semiconductor, Inc. | Vertical thyristor-based memory with trench isolation and its method of fabrication |
AU2003243244A1 (en) * | 2002-05-16 | 2003-12-02 | Micron Technology, Inc. | STACKED 1T-nMEMORY CELL STRUCTURE |
US7050330B2 (en) | 2003-12-16 | 2006-05-23 | Micron Technology, Inc. | Multi-state NROM device |
US20060273298A1 (en) * | 2005-06-02 | 2006-12-07 | Matrix Semiconductor, Inc. | Rewriteable memory cell comprising a transistor and resistance-switching material in series |
FR2914482B1 (fr) * | 2007-03-29 | 2009-05-29 | Commissariat Energie Atomique | Memoire magnetique a jonction tunnel magnetique |
KR100866966B1 (ko) * | 2007-05-10 | 2008-11-06 | 삼성전자주식회사 | 비휘발성 메모리 소자, 그 제조 방법 및 반도체 패키지 |
KR101539697B1 (ko) * | 2008-06-11 | 2015-07-27 | 삼성전자주식회사 | 수직형 필라를 활성영역으로 사용하는 3차원 메모리 장치,그 제조 방법 및 그 동작 방법 |
US7719876B2 (en) * | 2008-07-31 | 2010-05-18 | Unity Semiconductor Corporation | Preservation circuit and methods to maintain values representing data in one or more layers of memory |
JP5376976B2 (ja) * | 2009-02-06 | 2013-12-25 | 株式会社東芝 | 不揮発性半導体記憶装置及びその製造方法 |
US8614917B2 (en) * | 2010-02-05 | 2013-12-24 | Samsung Electronics Co., Ltd. | Vertically-integrated nonvolatile memory devices having laterally-integrated ground select transistors |
US8546861B2 (en) * | 2009-03-05 | 2013-10-01 | Gwangju Institute Of Science And Technology | Resistance change memory device with three-dimensional structure, and device array, electronic product and manufacturing method therefor |
JP5297342B2 (ja) * | 2009-11-02 | 2013-09-25 | 株式会社東芝 | 不揮発性半導体記憶装置 |
JP5259552B2 (ja) * | 2009-11-02 | 2013-08-07 | 株式会社東芝 | 不揮発性半導体記憶装置及びその駆動方法 |
US8551850B2 (en) * | 2009-12-07 | 2013-10-08 | Sandisk 3D Llc | Methods of forming a reversible resistance-switching metal-insulator-metal structure |
JP5558090B2 (ja) * | 2009-12-16 | 2014-07-23 | 株式会社東芝 | 抵抗変化型メモリセルアレイ |
JP2011165815A (ja) * | 2010-02-08 | 2011-08-25 | Toshiba Corp | 不揮発性半導体記憶装置 |
US8860117B2 (en) * | 2011-04-28 | 2014-10-14 | Micron Technology, Inc. | Semiconductor apparatus with multiple tiers of memory cells with peripheral transistors, and methods |
JP2013058592A (ja) * | 2011-09-08 | 2013-03-28 | Toshiba Corp | 不揮発性半導体記憶装置 |
KR101811035B1 (ko) * | 2011-09-30 | 2017-12-21 | 삼성전자주식회사 | 불휘발성 메모리 및 그것의 소거 방법 |
KR101832934B1 (ko) * | 2012-01-27 | 2018-02-28 | 삼성전자주식회사 | 비휘발성 메모리 장치, 그것을 포함하는 메모리 시스템, 그것의 블록 관리 방법, 프로그램 방법 및 소거 방법 |
KR101868377B1 (ko) * | 2012-03-06 | 2018-06-19 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 그것의 프로그램 방법 |
US8878278B2 (en) * | 2012-03-21 | 2014-11-04 | Sandisk Technologies Inc. | Compact three dimensional vertical NAND and method of making thereof |
KR101996004B1 (ko) * | 2012-05-29 | 2019-07-03 | 삼성전자주식회사 | 비휘발성 메모리 장치의 프로그램 방법 및 그것의 메모리 시스템 |
KR101989514B1 (ko) * | 2012-07-11 | 2019-06-14 | 삼성전자주식회사 | 반도체 소자 및 그 제조 방법 |
US8841649B2 (en) | 2012-08-31 | 2014-09-23 | Micron Technology, Inc. | Three dimensional memory array architecture |
US9129861B2 (en) * | 2012-10-05 | 2015-09-08 | Samsung Electronics Co., Ltd. | Memory device |
KR20150104121A (ko) * | 2013-01-09 | 2015-09-14 | 피에스5 뤽스코 에스.에이.알.엘. | 반도체 장치 및 그 제조 방법 |
US10546998B2 (en) | 2013-02-05 | 2020-01-28 | Micron Technology, Inc. | Methods of forming memory and methods of forming vertically-stacked structures |
KR20150002002A (ko) * | 2013-06-28 | 2015-01-07 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 |
KR102130558B1 (ko) * | 2013-09-02 | 2020-07-07 | 삼성전자주식회사 | 반도체 장치 |
KR102210520B1 (ko) * | 2013-12-19 | 2021-02-02 | 삼성전자주식회사 | 비휘발성 메모리 장치 및 그것의 소거 방법 |
KR102145062B1 (ko) * | 2014-03-17 | 2020-08-18 | 에스케이하이닉스 주식회사 | 반도체 장치 |
US9397110B2 (en) * | 2014-05-21 | 2016-07-19 | Macronix International Co., Ltd. | 3D independent double gate flash memory |
US9520485B2 (en) * | 2014-05-21 | 2016-12-13 | Macronix International Co., Ltd. | 3D independent double gate flash memory on bounded conductor layer |
KR20160005264A (ko) | 2014-07-04 | 2016-01-14 | 삼성전자주식회사 | 저장 장치 및 그것의 읽기 방법들 |
KR20160008404A (ko) * | 2014-07-14 | 2016-01-22 | 에스케이하이닉스 주식회사 | 반도체 장치 |
KR20160032910A (ko) * | 2014-09-17 | 2016-03-25 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 메모리 시스템의 동작 방법 |
US9780102B2 (en) * | 2014-11-07 | 2017-10-03 | Micron Technology, Inc. | Memory cell pillar including source junction plug |
US9472758B2 (en) * | 2014-11-11 | 2016-10-18 | Sandisk Technologies Llc | High endurance non-volatile storage |
KR20160060850A (ko) * | 2014-11-20 | 2016-05-31 | 삼성전자주식회사 | 메모리 장치 및 그 형성방법 |
US10134750B2 (en) * | 2014-12-30 | 2018-11-20 | Toshiba Memory Corporation | Stacked type semiconductor memory device and method for manufacturing the same |
US9893076B2 (en) | 2015-02-05 | 2018-02-13 | Conversant Intellectual Property Management Inc. | Access transistor of a nonvolatile memory device and method for fabricating same |
US9524980B2 (en) * | 2015-03-03 | 2016-12-20 | Macronix International Co., Ltd. | U-shaped vertical thin-channel memory |
KR102415401B1 (ko) * | 2015-05-21 | 2022-07-01 | 삼성전자주식회사 | 3차원 반도체 메모리 장치 및 그것의 동작 방법 |
US9837432B2 (en) * | 2015-09-09 | 2017-12-05 | Toshiba Memory Corporation | Semiconductor memory device |
US9613980B2 (en) * | 2015-09-09 | 2017-04-04 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US9947683B2 (en) * | 2015-09-11 | 2018-04-17 | Toshiba Memory Corporation | Three-dimensional semiconductor memory device and method for manufacturing the same |
US9842651B2 (en) * | 2015-11-25 | 2017-12-12 | Sunrise Memory Corporation | Three-dimensional vertical NOR flash thin film transistor strings |
KR102432793B1 (ko) * | 2015-09-30 | 2022-08-17 | 에스케이하이닉스 주식회사 | 반도체 장치 |
US9899399B2 (en) | 2015-10-30 | 2018-02-20 | Sandisk Technologies Llc | 3D NAND device with five-folded memory stack structure configuration |
US9842851B2 (en) * | 2015-10-30 | 2017-12-12 | Sandisk Technologies Llc | Three-dimensional memory devices having a shaped epitaxial channel portion |
US9978810B2 (en) | 2015-11-04 | 2018-05-22 | Micron Technology, Inc. | Three-dimensional memory apparatuses and methods of use |
JP2017111503A (ja) * | 2015-12-14 | 2017-06-22 | 株式会社東芝 | 半導体記憶装置及びその制御方法 |
US9741734B2 (en) * | 2015-12-15 | 2017-08-22 | Intel Corporation | Memory devices and systems having reduced bit line to drain select gate shorting and associated methods |
KR102532427B1 (ko) * | 2015-12-31 | 2023-05-17 | 삼성전자주식회사 | 반도체 메모리 소자 |
US9917098B2 (en) * | 2016-01-12 | 2018-03-13 | Toshiba Memory Corporation | Semiconductor memory device and manufacturing the same |
US10128264B2 (en) * | 2016-01-21 | 2018-11-13 | SK Hynix Inc. | Semiconductor device |
US10199498B2 (en) * | 2016-02-10 | 2019-02-05 | Toshiba Memory Corporation | Semiconductor memory device |
US9735202B1 (en) * | 2016-02-16 | 2017-08-15 | Sandisk Technologies Llc | Implementation of VMCO area switching cell to VBL architecture |
JP6581012B2 (ja) * | 2016-02-17 | 2019-09-25 | 東芝メモリ株式会社 | 半導体記憶装置及びその製造方法 |
US10115732B2 (en) * | 2016-02-22 | 2018-10-30 | Sandisk Technologies Llc | Three dimensional memory device containing discrete silicon nitride charge storage regions |
KR102535100B1 (ko) * | 2016-02-23 | 2023-05-23 | 에스케이하이닉스 주식회사 | 반도체 장치 및 그 제조 방법 |
US10242994B2 (en) * | 2016-03-16 | 2019-03-26 | Sandisk Technologies Llc | Three-dimensional memory device containing annular etch-stop spacer and method of making thereof |
JP6164712B1 (ja) * | 2016-08-18 | 2017-07-19 | ウィンボンド エレクトロニクス コーポレーション | フラッシュメモリ |
IT201600090858A1 (it) * | 2016-09-08 | 2018-03-08 | Sabrina Barbato | Dispositivo di memoria 3d |
IT201600090867A1 (it) * | 2016-09-08 | 2018-03-08 | Sabrina Barbato | Dispositivo di memoria 3d |
JP2018045750A (ja) * | 2016-09-16 | 2018-03-22 | 東芝メモリ株式会社 | 半導体記憶装置 |
US20180240525A1 (en) * | 2017-02-22 | 2018-08-23 | Ho-Young Shin | Voltage generation circuit and semiconductor device including same |
KR102353929B1 (ko) * | 2017-03-07 | 2022-01-21 | 삼성전자주식회사 | 반도체 장치 |
US20180269222A1 (en) * | 2017-03-17 | 2018-09-20 | Macronix International Co., Ltd. | 3d memory device with layered conductors |
US10223018B2 (en) * | 2017-04-19 | 2019-03-05 | Sandisk Technologies Llc | Bad page and bad block management in memory |
US10460987B2 (en) * | 2017-05-09 | 2019-10-29 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor package device with integrated antenna and manufacturing method thereof |
US10141331B1 (en) * | 2017-05-29 | 2018-11-27 | Sandisk Technologies Llc | Three-dimensional memory device containing support pillars underneath a retro-stepped dielectric material and method of making thereof |
IT201700061469A1 (it) * | 2017-06-06 | 2018-12-06 | Sabrina Barbato | Dispositivo di memoria 3d con stringhe di celle di memoria ad “u” |
US10297330B2 (en) * | 2017-06-07 | 2019-05-21 | Sandisk Technologies Llc | Separate drain-side dummy word lines within a block to reduce program disturb |
KR102391499B1 (ko) * | 2017-08-11 | 2022-04-28 | 에스케이하이닉스 주식회사 | 저장 장치 및 그 동작 방법 |
US10424728B2 (en) * | 2017-08-25 | 2019-09-24 | Micron Technology, Inc. | Self-selecting memory cell with dielectric barrier |
JP2019040470A (ja) * | 2017-08-25 | 2019-03-14 | 東芝メモリ株式会社 | メモリシステム |
US10410971B2 (en) * | 2017-08-29 | 2019-09-10 | Qualcomm Incorporated | Thermal and electromagnetic interference shielding for die embedded in package substrate |
US10453798B2 (en) * | 2017-09-27 | 2019-10-22 | Sandisk Technologies Llc | Three-dimensional memory device with gated contact via structures and method of making thereof |
US10453854B2 (en) * | 2017-11-15 | 2019-10-22 | Sandisk Technologies Llc | Three-dimensional memory device with thickened word lines in terrace region |
US10249683B1 (en) * | 2017-12-15 | 2019-04-02 | Sandisk Technologies Llc | Three-dimensional phase change memory arrays and methods of manufacturing the same |
US10446566B2 (en) * | 2017-12-15 | 2019-10-15 | Micron Technology, Inc. | Integrated assemblies having anchoring structures proximate stacked memory cells |
US10347647B1 (en) * | 2017-12-21 | 2019-07-09 | Sandisk Technologies Llc | Three-dimensional memory device containing multi-threshold-voltage drain select gates and method of making the same |
US10355014B1 (en) * | 2017-12-22 | 2019-07-16 | Micron Technology, Inc. | Assemblies having vertically-extending structures |
US10468459B2 (en) * | 2017-12-26 | 2019-11-05 | Sandisk Technologies Llc | Multiple vertical TFT structures for a vertical bit line architecture |
KR102460526B1 (ko) * | 2018-01-04 | 2022-11-01 | 삼성전자주식회사 | 불휘발성 메모리 장치를 포함하는 스토리지 장치, 불휘발성 메모리 장치, 그리고 스토리지 장치의 동작 방법 |
JP6494139B1 (ja) * | 2018-01-11 | 2019-04-03 | ウィンボンド エレクトロニクス コーポレーション | 半導体記憶装置 |
-
2018
- 2018-10-10 US US16/156,194 patent/US10593730B1/en active Active
-
2019
- 2019-09-16 JP JP2021519769A patent/JP7309863B2/ja active Active
- 2019-09-16 KR KR1020217010748A patent/KR20210046814A/ko not_active IP Right Cessation
- 2019-09-16 EP EP19870160.9A patent/EP3864698A4/en active Pending
- 2019-09-16 WO PCT/US2019/051228 patent/WO2020076459A1/en unknown
- 2019-09-16 CN CN201980065835.6A patent/CN112805834A/zh active Pending
-
2020
- 2020-02-07 US US16/785,026 patent/US11011582B2/en active Active
-
2021
- 2021-05-14 US US17/320,785 patent/US11574957B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110140070A1 (en) | 2008-08-14 | 2011-06-16 | Sung-Dong Kim | Three-dimensional semiconductor device and methods of fabricating and operating the same |
JP2010192569A (ja) | 2009-02-17 | 2010-09-02 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
JP2013531887A (ja) | 2010-06-07 | 2013-08-08 | マイクロン テクノロジー, インク. | メモリアレイ。 |
JP2015534720A (ja) | 2012-08-31 | 2015-12-03 | マイクロン テクノロジー, インク. | 3次元メモリアレイアーキテクチャ |
US20160005762A1 (en) | 2014-05-21 | 2016-01-07 | Macronix International Co., Ltd. | Multiple-bit-per-cell, independent double gate, vertical channel memory having split channel |
JP2018500754A (ja) | 2014-11-26 | 2018-01-11 | マイクロチップ テクノロジー インコーポレイテッドMicrochip Technology Incorporated | 縮小された伝導性経路面積/増進された電場のためのスペーサ領域を有する抵抗メモリセル |
US20160307846A1 (en) | 2015-04-17 | 2016-10-20 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20170263615A1 (en) | 2016-03-09 | 2017-09-14 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US10096655B1 (en) | 2017-04-07 | 2018-10-09 | Micron Technology, Inc. | Three dimensional memory array |
Also Published As
Publication number | Publication date |
---|---|
JP2022504654A (ja) | 2022-01-13 |
WO2020076459A1 (en) | 2020-04-16 |
US11574957B2 (en) | 2023-02-07 |
US20210273015A1 (en) | 2021-09-02 |
EP3864698A4 (en) | 2022-08-10 |
KR20210046814A (ko) | 2021-04-28 |
US20200176512A1 (en) | 2020-06-04 |
CN112805834A (zh) | 2021-05-14 |
US10593730B1 (en) | 2020-03-17 |
EP3864698A1 (en) | 2021-08-18 |
US11011582B2 (en) | 2021-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11925036B2 (en) | Three-dimensional memory array | |
US11587979B2 (en) | Three dimensional memory array | |
TWI704673B (zh) | 三維記憶體陣列 | |
JP7309863B2 (ja) | 3次元メモリアレイ | |
US11716861B2 (en) | Electrically formed memory array using single element materials | |
US11652153B2 (en) | Replacement gate formation in memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210422 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210422 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220531 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220607 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220901 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20221220 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230224 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230613 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230705 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7309863 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |