JP7219521B2 - プラチナパターニングのための犠牲層 - Google Patents
プラチナパターニングのための犠牲層 Download PDFInfo
- Publication number
- JP7219521B2 JP7219521B2 JP2019539221A JP2019539221A JP7219521B2 JP 7219521 B2 JP7219521 B2 JP 7219521B2 JP 2019539221 A JP2019539221 A JP 2019539221A JP 2019539221 A JP2019539221 A JP 2019539221A JP 7219521 B2 JP7219521 B2 JP 7219521B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- platinum
- sacrificial layer
- sidewall surfaces
- sacrificial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76865—Selective removal of parts of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0331—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers for lift-off processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Weting (AREA)
- Micromachines (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201762448110P | 2017-01-19 | 2017-01-19 | |
| US62/448,110 | 2017-01-19 | ||
| US15/658,039 | 2017-07-24 | ||
| US15/658,039 US10297497B2 (en) | 2017-01-19 | 2017-07-24 | Sacrificial layer for platinum patterning |
| PCT/US2018/014531 WO2018136802A1 (en) | 2017-01-19 | 2018-01-19 | Sacrificial layer for platinum patterning |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2020516050A JP2020516050A (ja) | 2020-05-28 |
| JP2020516050A5 JP2020516050A5 (enExample) | 2021-02-25 |
| JP7219521B2 true JP7219521B2 (ja) | 2023-02-08 |
Family
ID=62841661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019539221A Active JP7219521B2 (ja) | 2017-01-19 | 2018-01-19 | プラチナパターニングのための犠牲層 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10297497B2 (enExample) |
| EP (1) | EP3571711B1 (enExample) |
| JP (1) | JP7219521B2 (enExample) |
| CN (1) | CN110337710B (enExample) |
| WO (1) | WO2018136802A1 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11011381B2 (en) | 2018-07-27 | 2021-05-18 | Texas Instruments Incorporated | Patterning platinum by alloying and etching platinum alloy |
| CN111945128A (zh) * | 2020-08-18 | 2020-11-17 | 江苏能华微电子科技发展有限公司 | 一种提高铂与衬底黏附性的方法及其产品 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000091270A (ja) | 1998-09-16 | 2000-03-31 | Nec Corp | 強誘電体容量で用いる電極のスパッタ成長方法 |
| JP2003258327A (ja) | 2001-08-03 | 2003-09-12 | Yamaha Corp | 貴金属薄膜パターンの形成方法 |
| JP2015065280A (ja) | 2013-09-25 | 2015-04-09 | 日亜化学工業株式会社 | 金属膜の形成方法及び発光素子の製造方法 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4497684A (en) * | 1983-02-22 | 1985-02-05 | Amdahl Corporation | Lift-off process for depositing metal on a substrate |
| JPS59165425A (ja) * | 1983-03-10 | 1984-09-18 | Matsushita Electric Ind Co Ltd | パタ−ン形成方法 |
| JPH065717A (ja) * | 1992-06-19 | 1994-01-14 | Toshiba Corp | 電極へのオーム性接続金属層の形成方法 |
| JPH07130702A (ja) * | 1993-11-08 | 1995-05-19 | Fujitsu Ltd | 白金又はパラジウムよりなる金属膜のパターニング方法 |
| JPH07273280A (ja) * | 1994-03-29 | 1995-10-20 | Tokin Corp | 薄膜パターンの形成方法 |
| US5914507A (en) | 1994-05-11 | 1999-06-22 | Regents Of The University Of Minnesota | PZT microdevice |
| KR100224660B1 (ko) | 1996-06-17 | 1999-10-15 | 윤종용 | 백금-폴리실리콘 게이트 형성방법 |
| JP3481415B2 (ja) * | 1997-03-19 | 2003-12-22 | 富士通株式会社 | 半導体装置及びその製造方法 |
| US6218297B1 (en) * | 1998-09-03 | 2001-04-17 | Micron Technology, Inc. | Patterning conductive metal layers and methods using same |
| US6956274B2 (en) * | 2002-01-11 | 2005-10-18 | Analog Devices, Inc. | TiW platinum interconnect and method of making the same |
| US7829215B2 (en) | 2005-08-29 | 2010-11-09 | University Of South Florida | Surface micromachined electrolyte-cavities for use in micro-aluminum galvanic cells |
| CN100479102C (zh) * | 2006-08-29 | 2009-04-15 | 中国科学院声学研究所 | 一种图形化铂/钛金属薄膜的剥离制备方法 |
| US20080124823A1 (en) * | 2006-11-24 | 2008-05-29 | United Microdisplay Optronics Corp. | Method of fabricating patterned layer using lift-off process |
| KR101045090B1 (ko) * | 2008-11-13 | 2011-06-29 | 주식회사 하이닉스반도체 | 반도체 소자의 미세 패턴 형성방법 |
| RU2426193C1 (ru) | 2010-05-05 | 2011-08-10 | Федеральное государственное бюджетное учреждение "Национальный исследовательский центр "Курчатовский институт" | Способ нанесения платиновых слоев на подложку |
| MY151464A (en) * | 2010-12-09 | 2014-05-30 | Mimos Berhad | A method of fabricating a semiconductor device |
| US9006105B2 (en) | 2013-07-30 | 2015-04-14 | United Microelectronics Corp. | Method of patterning platinum layer |
| WO2015048424A1 (en) | 2013-09-27 | 2015-04-02 | Robert Bosch Gmbh | Titanium nitride for mems bolometers |
-
2017
- 2017-07-24 US US15/658,039 patent/US10297497B2/en active Active
-
2018
- 2018-01-19 JP JP2019539221A patent/JP7219521B2/ja active Active
- 2018-01-19 EP EP18742117.7A patent/EP3571711B1/en active Active
- 2018-01-19 WO PCT/US2018/014531 patent/WO2018136802A1/en not_active Ceased
- 2018-01-19 CN CN201880014141.5A patent/CN110337710B/zh active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000091270A (ja) | 1998-09-16 | 2000-03-31 | Nec Corp | 強誘電体容量で用いる電極のスパッタ成長方法 |
| JP2003258327A (ja) | 2001-08-03 | 2003-09-12 | Yamaha Corp | 貴金属薄膜パターンの形成方法 |
| JP2015065280A (ja) | 2013-09-25 | 2015-04-09 | 日亜化学工業株式会社 | 金属膜の形成方法及び発光素子の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3571711A4 (en) | 2020-09-09 |
| EP3571711A1 (en) | 2019-11-27 |
| JP2020516050A (ja) | 2020-05-28 |
| US10297497B2 (en) | 2019-05-21 |
| CN110337710A (zh) | 2019-10-15 |
| CN110337710B (zh) | 2023-12-26 |
| US20180204767A1 (en) | 2018-07-19 |
| WO2018136802A1 (en) | 2018-07-26 |
| EP3571711B1 (en) | 2024-05-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR19990075991A (ko) | 반도체 소자의 금속배선 형성방법 | |
| JPH08153710A (ja) | 半導体装置の製造方法 | |
| JP7219521B2 (ja) | プラチナパターニングのための犠牲層 | |
| KR100790245B1 (ko) | 반도체 소자용 금속 배선 형성 방법 | |
| JP4646346B2 (ja) | 電子デバイスの製造方法 | |
| JP3704030B2 (ja) | 半導体装置の製造方法 | |
| JP5532201B2 (ja) | 半導体装置の製造方法 | |
| JP2003258327A (ja) | 貴金属薄膜パターンの形成方法 | |
| JPS5816545A (ja) | 半導体装置の製造方法 | |
| JP2002246393A (ja) | メタル配線形成方法 | |
| JP2678049B2 (ja) | 半導体装置の洗浄方法 | |
| KR100596793B1 (ko) | 반도체소자의 금속배선 형성방법 | |
| JP2006319151A (ja) | エッチング残渣除去方法及びそれを用いた半導体装置の製造方法 | |
| KR0131729B1 (ko) | 금속배선층 형성방법 | |
| JPH06232093A (ja) | 半導体装置の製造方法 | |
| JP2874033B2 (ja) | 半導体装置の製造方法 | |
| JPH05190514A (ja) | 半導体装置の製造方法 | |
| JPS62221118A (ja) | 半導体装置の製造方法 | |
| JP2001176962A (ja) | 半導体装置及び製造方法 | |
| JPH06181207A (ja) | Al配線形成方法 | |
| JPH0536684A (ja) | 半導体装置の製造方法 | |
| JPH04267337A (ja) | 半導体装置の製法 | |
| KR19990049054A (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR19990027227A (ko) | 반도체소자 제조공정의 텅스텐막 식각액 조성물과 이를 이용한 텅스텐막 제거방법 | |
| JPH04305928A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20190719 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210113 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210113 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20210218 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210323 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210602 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220131 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220302 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20220518 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20220602 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20220802 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220901 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20221228 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230123 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7219521 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |