JP2020516050A5 - - Google Patents

Download PDF

Info

Publication number
JP2020516050A5
JP2020516050A5 JP2019539221A JP2019539221A JP2020516050A5 JP 2020516050 A5 JP2020516050 A5 JP 2020516050A5 JP 2019539221 A JP2019539221 A JP 2019539221A JP 2019539221 A JP2019539221 A JP 2019539221A JP 2020516050 A5 JP2020516050 A5 JP 2020516050A5
Authority
JP
Japan
Prior art keywords
layer
platinum
top surface
sacrificial
sacrificial layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2019539221A
Other languages
English (en)
Japanese (ja)
Other versions
JP2020516050A (ja
JP7219521B2 (ja
Filing date
Publication date
Priority claimed from US15/658,039 external-priority patent/US10297497B2/en
Application filed filed Critical
Publication of JP2020516050A publication Critical patent/JP2020516050A/ja
Publication of JP2020516050A5 publication Critical patent/JP2020516050A5/ja
Application granted granted Critical
Publication of JP7219521B2 publication Critical patent/JP7219521B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2019539221A 2017-01-19 2018-01-19 プラチナパターニングのための犠牲層 Active JP7219521B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201762448110P 2017-01-19 2017-01-19
US62/448,110 2017-01-19
US15/658,039 US10297497B2 (en) 2017-01-19 2017-07-24 Sacrificial layer for platinum patterning
US15/658,039 2017-07-24
PCT/US2018/014531 WO2018136802A1 (en) 2017-01-19 2018-01-19 Sacrificial layer for platinum patterning

Publications (3)

Publication Number Publication Date
JP2020516050A JP2020516050A (ja) 2020-05-28
JP2020516050A5 true JP2020516050A5 (enExample) 2021-02-25
JP7219521B2 JP7219521B2 (ja) 2023-02-08

Family

ID=62841661

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019539221A Active JP7219521B2 (ja) 2017-01-19 2018-01-19 プラチナパターニングのための犠牲層

Country Status (5)

Country Link
US (1) US10297497B2 (enExample)
EP (1) EP3571711B1 (enExample)
JP (1) JP7219521B2 (enExample)
CN (1) CN110337710B (enExample)
WO (1) WO2018136802A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11011381B2 (en) * 2018-07-27 2021-05-18 Texas Instruments Incorporated Patterning platinum by alloying and etching platinum alloy
CN111945128A (zh) * 2020-08-18 2020-11-17 江苏能华微电子科技发展有限公司 一种提高铂与衬底黏附性的方法及其产品

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4497684A (en) * 1983-02-22 1985-02-05 Amdahl Corporation Lift-off process for depositing metal on a substrate
JPS59165425A (ja) * 1983-03-10 1984-09-18 Matsushita Electric Ind Co Ltd パタ−ン形成方法
JPH065717A (ja) * 1992-06-19 1994-01-14 Toshiba Corp 電極へのオーム性接続金属層の形成方法
JPH07130702A (ja) * 1993-11-08 1995-05-19 Fujitsu Ltd 白金又はパラジウムよりなる金属膜のパターニング方法
JPH07273280A (ja) * 1994-03-29 1995-10-20 Tokin Corp 薄膜パターンの形成方法
US5914507A (en) 1994-05-11 1999-06-22 Regents Of The University Of Minnesota PZT microdevice
KR100224660B1 (ko) 1996-06-17 1999-10-15 윤종용 백금-폴리실리콘 게이트 형성방법
JP3481415B2 (ja) * 1997-03-19 2003-12-22 富士通株式会社 半導体装置及びその製造方法
US6218297B1 (en) * 1998-09-03 2001-04-17 Micron Technology, Inc. Patterning conductive metal layers and methods using same
JP3159255B2 (ja) * 1998-09-16 2001-04-23 日本電気株式会社 強誘電体容量で用いる電極のスパッタ成長方法
JP3591529B2 (ja) * 2001-08-03 2004-11-24 ヤマハ株式会社 貴金属薄膜パターンの形成方法
US6956274B2 (en) * 2002-01-11 2005-10-18 Analog Devices, Inc. TiW platinum interconnect and method of making the same
US7829215B2 (en) 2005-08-29 2010-11-09 University Of South Florida Surface micromachined electrolyte-cavities for use in micro-aluminum galvanic cells
CN100479102C (zh) * 2006-08-29 2009-04-15 中国科学院声学研究所 一种图形化铂/钛金属薄膜的剥离制备方法
US20080124823A1 (en) * 2006-11-24 2008-05-29 United Microdisplay Optronics Corp. Method of fabricating patterned layer using lift-off process
KR101045090B1 (ko) * 2008-11-13 2011-06-29 주식회사 하이닉스반도체 반도체 소자의 미세 패턴 형성방법
RU2426193C1 (ru) 2010-05-05 2011-08-10 Федеральное государственное бюджетное учреждение "Национальный исследовательский центр "Курчатовский институт" Способ нанесения платиновых слоев на подложку
MY151464A (en) * 2010-12-09 2014-05-30 Mimos Berhad A method of fabricating a semiconductor device
US9006105B2 (en) 2013-07-30 2015-04-14 United Microelectronics Corp. Method of patterning platinum layer
JP6176025B2 (ja) * 2013-09-25 2017-08-09 日亜化学工業株式会社 金属膜の形成方法及び発光素子の製造方法
EP3050105B1 (en) 2013-09-27 2020-11-11 Robert Bosch GmbH Semiconductor bolometer and method of fabrication thereof

Similar Documents

Publication Publication Date Title
JP2009505163A5 (enExample)
WO2009105347A3 (en) Process sequence for formation of patterned hard mask film (rfp) without need for photoresist or dry etch
JP2019514066A5 (enExample)
JP2020516050A5 (enExample)
CN113512698B (zh) 一种高精度硅基掩模版及其制备方法
CN107425112B (zh) 薄膜声波传感器及其制作方法
CN101136327A (zh) 一种图形化铂/钛金属薄膜的剥离制备方法
CN103487160A (zh) 一种Pt电阻温度传感器的制造方法
CN100552551C (zh) 一种图形化锆钛酸铅铁电薄膜的剥离制备方法
WO2007037881A3 (en) Semiconductor fabrication process including silicide stringer removal processing
CN117594436B (zh) 剥离金属的方法
JP2014029983A5 (enExample)
JP7219521B2 (ja) プラチナパターニングのための犠牲層
JP5486238B2 (ja) 微細構造体形成方法
JP2017017072A5 (enExample)
CN103730348B (zh) 一种降低背孔工艺中对等离子体刻蚀机腔体污染的方法
JP2012187757A5 (enExample)
CN109132994A (zh) Mems电极微桥形成方法
CN116072783A (zh) 电流阻挡层及其制备方法、led芯片
CN102709166B (zh) 降低n型掺杂和非掺杂多晶硅栅极刻蚀后形貌差异的方法
JP3589201B2 (ja) 薄膜パターニング方法、薄膜デバイスの製造方法及び薄膜磁気ヘッドの製造方法
US11615960B2 (en) Method for removing re-sputtered material from patterned sidewalls
JP2004079582A (ja) 金属配線のエッチング方法
JP6318922B2 (ja) 半導体装置の製造方法
JPWO2020023953A5 (enExample)