JP6811202B2 - エッチングする方法及びプラズマ処理装置 - Google Patents
エッチングする方法及びプラズマ処理装置 Download PDFInfo
- Publication number
- JP6811202B2 JP6811202B2 JP2018079147A JP2018079147A JP6811202B2 JP 6811202 B2 JP6811202 B2 JP 6811202B2 JP 2018079147 A JP2018079147 A JP 2018079147A JP 2018079147 A JP2018079147 A JP 2018079147A JP 6811202 B2 JP6811202 B2 JP 6811202B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- substrate
- film
- gas
- plasma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/3244—Gas supply means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05H—PLASMA TECHNIQUE; PRODUCTION OF ACCELERATED ELECTRICALLY-CHARGED PARTICLES OR OF NEUTRONS; PRODUCTION OR ACCELERATION OF NEUTRAL MOLECULAR OR ATOMIC BEAMS
- H05H1/00—Generating plasma; Handling plasma
- H05H1/24—Generating plasma
- H05H1/46—Generating plasma using applied electromagnetic fields, e.g. high frequency or microwave energy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
- H01J2237/3341—Reactive etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- Analytical Chemistry (AREA)
- Electromagnetism (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Drying Of Semiconductors (AREA)
- Plasma Technology (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018079147A JP6811202B2 (ja) | 2018-04-17 | 2018-04-17 | エッチングする方法及びプラズマ処理装置 |
| US16/212,838 US10811274B2 (en) | 2018-04-17 | 2018-12-07 | Etching method and plasma processing apparatus |
| TW108112427A TWI809086B (zh) | 2018-04-17 | 2019-04-10 | 蝕刻方法及電漿處理裝置 |
| CN201910292084.3A CN110391140B (zh) | 2018-04-17 | 2019-04-12 | 蚀刻方法和等离子体处理装置 |
| KR1020190044292A KR102767603B1 (ko) | 2018-04-17 | 2019-04-16 | 에칭하는 방법 및 플라즈마 처리장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018079147A JP6811202B2 (ja) | 2018-04-17 | 2018-04-17 | エッチングする方法及びプラズマ処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019186501A JP2019186501A (ja) | 2019-10-24 |
| JP2019186501A5 JP2019186501A5 (enExample) | 2020-12-10 |
| JP6811202B2 true JP6811202B2 (ja) | 2021-01-13 |
Family
ID=68162147
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018079147A Active JP6811202B2 (ja) | 2018-04-17 | 2018-04-17 | エッチングする方法及びプラズマ処理装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10811274B2 (enExample) |
| JP (1) | JP6811202B2 (enExample) |
| KR (1) | KR102767603B1 (enExample) |
| CN (1) | CN110391140B (enExample) |
| TW (1) | TWI809086B (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7071175B2 (ja) * | 2017-04-18 | 2022-05-18 | 東京エレクトロン株式会社 | 被処理体を処理する方法 |
| JP7296855B2 (ja) * | 2019-11-07 | 2023-06-23 | 東京エレクトロン株式会社 | プラズマ処理装置及びプラズマ処理方法 |
| TW202213517A (zh) * | 2020-08-28 | 2022-04-01 | 日商東京威力科創股份有限公司 | 基板處理方法及電漿處理裝置 |
| US11361971B2 (en) | 2020-09-25 | 2022-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | High aspect ratio Bosch deep etch |
| CN116897413A (zh) | 2021-02-24 | 2023-10-17 | 东京毅力科创株式会社 | 基板处理方法以及基板处理装置 |
Family Cites Families (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0927479A (ja) * | 1995-07-13 | 1997-01-28 | Sony Corp | ドライエッチング方法 |
| JP3403374B2 (ja) * | 2000-05-26 | 2003-05-06 | 松下電器産業株式会社 | 有機膜のエッチング方法、半導体装置の製造方法及びパターンの形成方法 |
| JP2002319574A (ja) * | 2001-04-23 | 2002-10-31 | Nec Corp | 窒化シリコン膜の除去方法 |
| JP4123428B2 (ja) | 2001-11-30 | 2008-07-23 | 東京エレクトロン株式会社 | エッチング方法 |
| WO2008062600A1 (fr) * | 2006-11-22 | 2008-05-29 | Sumitomo Precision Products Co., Ltd. | Structure de silicium à ouverture ayant un rapport hauteur/largeur élevé, procédé, appareil et programme de fabrication de cette structure et procédé de fabrication de masque de gravure pour cette structure de silicium |
| US8999856B2 (en) * | 2011-03-14 | 2015-04-07 | Applied Materials, Inc. | Methods for etch of sin films |
| US20130034666A1 (en) * | 2011-08-01 | 2013-02-07 | Applied Materials, Inc. | Inductive plasma sources for wafer processing and chamber cleaning |
| JP5893864B2 (ja) * | 2011-08-02 | 2016-03-23 | 東京エレクトロン株式会社 | プラズマエッチング方法 |
| US9666414B2 (en) * | 2011-10-27 | 2017-05-30 | Applied Materials, Inc. | Process chamber for etching low k and other dielectric films |
| TWI497586B (zh) * | 2011-10-31 | 2015-08-21 | Hitachi High Tech Corp | Plasma etching method |
| JP5932599B2 (ja) * | 2011-10-31 | 2016-06-08 | 株式会社日立ハイテクノロジーズ | プラズマエッチング方法 |
| JP6096438B2 (ja) * | 2012-08-27 | 2017-03-15 | 東京エレクトロン株式会社 | プラズマエッチング方法及びプラズマエッチング装置 |
| JP2014209515A (ja) * | 2013-04-16 | 2014-11-06 | 東京エレクトロン株式会社 | エッチング方法 |
| US10297459B2 (en) * | 2013-09-20 | 2019-05-21 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
| JP6405958B2 (ja) * | 2013-12-26 | 2018-10-17 | 東京エレクトロン株式会社 | エッチング方法、記憶媒体及びエッチング装置 |
| JP6327970B2 (ja) * | 2014-06-19 | 2018-05-23 | 東京エレクトロン株式会社 | 絶縁膜をエッチングする方法 |
| KR101745686B1 (ko) * | 2014-07-10 | 2017-06-12 | 도쿄엘렉트론가부시키가이샤 | 기판의 고정밀 에칭을 위한 방법 |
| CN105448635B (zh) * | 2014-08-28 | 2018-01-09 | 北京北方华创微电子装备有限公司 | 原子层刻蚀装置及采用其的原子层刻蚀方法 |
| JP6315809B2 (ja) * | 2014-08-28 | 2018-04-25 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6328524B2 (ja) * | 2014-08-29 | 2018-05-23 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6320282B2 (ja) * | 2014-12-05 | 2018-05-09 | 東京エレクトロン株式会社 | エッチング方法 |
| US9576811B2 (en) * | 2015-01-12 | 2017-02-21 | Lam Research Corporation | Integrating atomic scale processes: ALD (atomic layer deposition) and ALE (atomic layer etch) |
| JP2016136606A (ja) * | 2015-01-16 | 2016-07-28 | 東京エレクトロン株式会社 | エッチング方法 |
| JP2016157793A (ja) * | 2015-02-24 | 2016-09-01 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6462477B2 (ja) * | 2015-04-27 | 2019-01-30 | 東京エレクトロン株式会社 | 被処理体を処理する方法 |
| JP6670672B2 (ja) * | 2016-05-10 | 2020-03-25 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6788400B2 (ja) * | 2016-07-08 | 2020-11-25 | 東京エレクトロン株式会社 | 被処理体を処理する方法 |
| JP6671262B2 (ja) * | 2016-08-01 | 2020-03-25 | 東京エレクトロン株式会社 | 窒化膜の形成方法および形成装置 |
| US10658194B2 (en) * | 2016-08-23 | 2020-05-19 | Lam Research Corporation | Silicon-based deposition for semiconductor processing |
| CN106856163A (zh) * | 2016-11-22 | 2017-06-16 | 上海华力微电子有限公司 | 一种高深宽比图形结构的形成方法 |
| JP6804280B2 (ja) * | 2016-12-07 | 2020-12-23 | 東京エレクトロン株式会社 | プラズマ処理装置及びプラズマ処理方法 |
| US10297458B2 (en) * | 2017-08-07 | 2019-05-21 | Applied Materials, Inc. | Process window widening using coated parts in plasma etch processes |
| US10304677B2 (en) * | 2017-09-29 | 2019-05-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low-k feature formation processes and structures formed thereby |
-
2018
- 2018-04-17 JP JP2018079147A patent/JP6811202B2/ja active Active
- 2018-12-07 US US16/212,838 patent/US10811274B2/en active Active
-
2019
- 2019-04-10 TW TW108112427A patent/TWI809086B/zh active
- 2019-04-12 CN CN201910292084.3A patent/CN110391140B/zh active Active
- 2019-04-16 KR KR1020190044292A patent/KR102767603B1/ko active Active
Also Published As
| Publication number | Publication date |
|---|---|
| TW201944454A (zh) | 2019-11-16 |
| CN110391140B (zh) | 2024-06-28 |
| JP2019186501A (ja) | 2019-10-24 |
| US10811274B2 (en) | 2020-10-20 |
| KR102767603B1 (ko) | 2025-02-12 |
| CN110391140A (zh) | 2019-10-29 |
| TWI809086B (zh) | 2023-07-21 |
| KR20190121257A (ko) | 2019-10-25 |
| US20190318936A1 (en) | 2019-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI760555B (zh) | 蝕刻方法 | |
| JP6382055B2 (ja) | 被処理体を処理する方法 | |
| JP6811202B2 (ja) | エッチングする方法及びプラズマ処理装置 | |
| JP6529357B2 (ja) | エッチング方法 | |
| JP6438831B2 (ja) | 有機膜をエッチングする方法 | |
| CN105489485A (zh) | 处理被处理体的方法 | |
| CN110010466B (zh) | 蚀刻方法 | |
| JP2020119918A (ja) | 膜をエッチングする方法 | |
| TW201818465A (zh) | 被處理體之處理方法 | |
| KR20230129345A (ko) | 플라즈마 처리 장치 및 에칭 방법 | |
| JP2018006706A (ja) | 被処理体を処理する方法 | |
| US20220246440A1 (en) | Substrate processing method and substrate processing apparatus | |
| KR20190079565A (ko) | 에칭 방법 | |
| JP7308110B2 (ja) | シリコン酸化膜をエッチングする方法及びプラズマ処理装置 | |
| JP7398915B2 (ja) | 基板処理方法、半導体デバイスの製造方法、及び、プラズマ処理装置 | |
| JP7190988B2 (ja) | エッチング方法及び基板処理装置 | |
| KR20210055015A (ko) | 플라즈마 처리 방법 및 플라즈마 처리 장치 | |
| CN109923648B (zh) | 处理被处理体的方法 | |
| JP2021034503A (ja) | エッチングする方法、デバイス製造方法、及びプラズマ処理装置 | |
| JP2020177958A (ja) | 基板処理方法及び基板処理装置 | |
| WO2020031731A1 (ja) | プラズマ処理方法及びプラズマ処理装置 | |
| TWI840524B (zh) | 蝕刻基板之膜之方法及電漿處理裝置 | |
| JP2021114551A (ja) | エッチング方法及びプラズマ処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201026 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20201026 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20201026 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20201104 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20201117 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20201214 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6811202 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |