JP6690985B2 - オーミック電極 - Google Patents
オーミック電極 Download PDFInfo
- Publication number
- JP6690985B2 JP6690985B2 JP2016088311A JP2016088311A JP6690985B2 JP 6690985 B2 JP6690985 B2 JP 6690985B2 JP 2016088311 A JP2016088311 A JP 2016088311A JP 2016088311 A JP2016088311 A JP 2016088311A JP 6690985 B2 JP6690985 B2 JP 6690985B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- electrode
- electrode layer
- barrier layer
- ohmic contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/048—Making electrodes
- H01L21/0485—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/251—Source or drain electrodes for field-effect devices
- H10D64/252—Source or drain electrodes for field-effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/035—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon carbide [SiC] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/079,457 US20190058048A1 (en) | 2016-02-24 | 2017-02-02 | Ohmic electrode |
| PCT/JP2017/003816 WO2017145694A1 (ja) | 2016-02-24 | 2017-02-02 | オーミック電極 |
| KR1020187026713A KR20180116324A (ko) | 2016-02-24 | 2017-02-02 | 오믹 전극 |
| CN201780013111.8A CN108701596A (zh) | 2016-02-24 | 2017-02-02 | 欧姆电极 |
| EP17756136.2A EP3422389A4 (en) | 2016-02-24 | 2017-02-02 | OHMSCHE ELECTRODE |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016032693 | 2016-02-24 | ||
| JP2016032693 | 2016-02-24 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017152667A JP2017152667A (ja) | 2017-08-31 |
| JP2017152667A5 JP2017152667A5 (enExample) | 2019-10-10 |
| JP6690985B2 true JP6690985B2 (ja) | 2020-04-28 |
Family
ID=59739131
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016088311A Expired - Fee Related JP6690985B2 (ja) | 2016-02-24 | 2016-04-26 | オーミック電極 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20190058048A1 (enExample) |
| EP (1) | EP3422389A4 (enExample) |
| JP (1) | JP6690985B2 (enExample) |
| KR (1) | KR20180116324A (enExample) |
| CN (1) | CN108701596A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2019140234A (ja) * | 2018-02-09 | 2019-08-22 | トヨタ自動車株式会社 | 半導体装置 |
| WO2020170813A1 (ja) * | 2019-02-18 | 2020-08-27 | 三菱電機株式会社 | 電力用半導体装置および電力変換装置 |
| US10847647B2 (en) | 2019-03-14 | 2020-11-24 | Cree, Inc. | Power semiconductor devices having top-side metallization structures that include buried grain stop layers |
| CN114207838B (zh) * | 2019-08-09 | 2025-11-04 | 日立能源有限公司 | 应变增强型SiC功率半导体器件和制造方法 |
| EP4071786B1 (en) * | 2021-04-06 | 2025-11-05 | Hitachi Energy Ltd | Method for forming an ohmic contact on a wide-bandgap semiconductor device and wide-bandgap semiconductor device |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4091931B2 (ja) * | 2004-07-13 | 2008-05-28 | 新電元工業株式会社 | SiC半導体装置およびSiC半導体装置の製造方法 |
| JP4038498B2 (ja) * | 2004-07-13 | 2008-01-23 | 新電元工業株式会社 | 半導体素子および半導体素子の製造方法 |
| JP4594113B2 (ja) * | 2005-01-19 | 2010-12-08 | 新電元工業株式会社 | 半導体装置の製造方法 |
| JP2008166504A (ja) * | 2006-12-28 | 2008-07-17 | Toshiba Corp | 電界効果トランジスタおよびその製造方法 |
| CN101842878B (zh) * | 2007-10-24 | 2012-05-23 | 松下电器产业株式会社 | 半导体元件及其制造方法 |
| JP2011091364A (ja) * | 2009-07-27 | 2011-05-06 | Kobe Steel Ltd | 配線構造およびその製造方法、並びに配線構造を備えた表示装置 |
| EP2487720A4 (en) * | 2009-10-05 | 2014-01-01 | Sumitomo Electric Industries | SEMICONDUCTOR COMPONENT |
| JP6324914B2 (ja) * | 2010-11-25 | 2018-05-16 | 三菱電機株式会社 | 炭化珪素半導体装置 |
| JP5889171B2 (ja) * | 2012-12-04 | 2016-03-22 | 三菱電機株式会社 | 炭化珪素半導体装置及びその製造方法 |
| JP6010773B2 (ja) * | 2014-03-10 | 2016-10-19 | パナソニックIpマネジメント株式会社 | 半導体素子及びその製造方法 |
-
2016
- 2016-04-26 JP JP2016088311A patent/JP6690985B2/ja not_active Expired - Fee Related
-
2017
- 2017-02-02 CN CN201780013111.8A patent/CN108701596A/zh active Pending
- 2017-02-02 KR KR1020187026713A patent/KR20180116324A/ko not_active Ceased
- 2017-02-02 EP EP17756136.2A patent/EP3422389A4/en not_active Withdrawn
- 2017-02-02 US US16/079,457 patent/US20190058048A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| EP3422389A4 (en) | 2019-10-23 |
| JP2017152667A (ja) | 2017-08-31 |
| EP3422389A1 (en) | 2019-01-02 |
| KR20180116324A (ko) | 2018-10-24 |
| CN108701596A (zh) | 2018-10-23 |
| US20190058048A1 (en) | 2019-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6690985B2 (ja) | オーミック電極 | |
| JP4995187B2 (ja) | 電力用半導体装置 | |
| JP5524905B2 (ja) | パワー半導体素子用Al合金膜 | |
| CN101536152B (zh) | SiC半导体用欧姆电极、半导体装置及其制造方法 | |
| TWI582851B (zh) | Electrode structure and semiconductor device | |
| JP6160541B2 (ja) | 炭化珪素半導体装置の製造方法 | |
| JP6151089B2 (ja) | 半導体装置およびその製造方法 | |
| JP4091931B2 (ja) | SiC半導体装置およびSiC半導体装置の製造方法 | |
| JP4038498B2 (ja) | 半導体素子および半導体素子の製造方法 | |
| JP6407355B2 (ja) | 半導体装置およびその製造方法 | |
| US6211550B1 (en) | Backmetal drain terminal with low stress and thermal resistance | |
| WO2017145694A1 (ja) | オーミック電極 | |
| JP6057032B2 (ja) | 炭化珪素半導体装置の製造方法 | |
| US9812328B2 (en) | Methods for forming low resistivity interconnects | |
| JP2012243878A (ja) | 半導体電極構造 | |
| JP5303008B2 (ja) | 半導体素子及び半導体素子の製造方法 | |
| JP6458525B2 (ja) | 炭化珪素半導体装置の製造方法 | |
| JP3960739B2 (ja) | 半導体装置とその製造方法 | |
| JP2017168679A (ja) | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 | |
| JP2012243877A (ja) | 半導体電極構造 | |
| JP2009124033A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190328 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190828 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200114 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200221 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200310 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200409 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 6690985 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| LAPS | Cancellation because of no payment of annual fees |