JP6325975B2 - リードフレーム、半導体装置 - Google Patents
リードフレーム、半導体装置 Download PDFInfo
- Publication number
- JP6325975B2 JP6325975B2 JP2014257463A JP2014257463A JP6325975B2 JP 6325975 B2 JP6325975 B2 JP 6325975B2 JP 2014257463 A JP2014257463 A JP 2014257463A JP 2014257463 A JP2014257463 A JP 2014257463A JP 6325975 B2 JP6325975 B2 JP 6325975B2
- Authority
- JP
- Japan
- Prior art keywords
- lead
- semiconductor device
- frame
- resin
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/424—Cross-sectional shapes
- H10W70/427—Bent parts
- H10W70/429—Bent parts being the outer leads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/464—Additional interconnections in combination with leadframes
- H10W70/465—Bumps or wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/424—Cross-sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/442—Shapes or dispositions of multiple leadframes in a single chip
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/456—Materials
- H10W70/457—Materials of metallic layers on leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/464—Additional interconnections in combination with leadframes
- H10W70/467—Multilayered additional interconnections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5525—Materials of bond wires comprising metals or metalloids, e.g. silver comprising copper [Cu]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/127—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed characterised by arrangements for sealing or adhesion
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Wire Bonding (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014257463A JP6325975B2 (ja) | 2014-12-19 | 2014-12-19 | リードフレーム、半導体装置 |
| KR1020150164526A KR102452097B1 (ko) | 2014-12-19 | 2015-11-24 | 리드 프레임 및 반도체 장치 |
| US14/955,117 US9698084B2 (en) | 2014-12-19 | 2015-12-01 | Semiconductor device and lead frame having two leads welded together |
| TW104140272A TWI668826B (zh) | 2014-12-19 | 2015-12-02 | Lead frame, semiconductor device |
| CN201510882130.7A CN105720034B (zh) | 2014-12-19 | 2015-12-03 | 引线框架、半导体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014257463A JP6325975B2 (ja) | 2014-12-19 | 2014-12-19 | リードフレーム、半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016119366A JP2016119366A (ja) | 2016-06-30 |
| JP2016119366A5 JP2016119366A5 (https=) | 2017-08-31 |
| JP6325975B2 true JP6325975B2 (ja) | 2018-05-16 |
Family
ID=56130317
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014257463A Active JP6325975B2 (ja) | 2014-12-19 | 2014-12-19 | リードフレーム、半導体装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9698084B2 (https=) |
| JP (1) | JP6325975B2 (https=) |
| KR (1) | KR102452097B1 (https=) |
| CN (1) | CN105720034B (https=) |
| TW (1) | TWI668826B (https=) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6325975B2 (ja) * | 2014-12-19 | 2018-05-16 | 新光電気工業株式会社 | リードフレーム、半導体装置 |
| JP6577373B2 (ja) * | 2016-01-18 | 2019-09-18 | 新光電気工業株式会社 | リードフレーム及びその製造方法、半導体装置 |
| JP6788509B2 (ja) * | 2017-01-17 | 2020-11-25 | 株式会社三井ハイテック | リードフレームの製造方法およびリードフレーム |
| JP6661565B2 (ja) * | 2017-03-21 | 2020-03-11 | 株式会社東芝 | 半導体装置及びその製造方法 |
| DE102017120747B4 (de) * | 2017-09-08 | 2020-07-30 | Infineon Technologies Austria Ag | SMD-Gehäuse mit Oberseitenkühlung und Verfahren zu seiner Bereitstellung |
| RU180407U1 (ru) * | 2018-02-06 | 2018-06-13 | Закрытое акционерное общество "ГРУППА КРЕМНИЙ ЭЛ" | Выводная рамка корпуса интегральной микросхемы |
| DE102018217659B4 (de) | 2018-10-15 | 2022-08-04 | Vitesco Technologies GmbH | Anordnung und Verfahren zur Herstellung einer elektrisch leitfähigen Verbindung zwischen zwei Substraten |
| JP7271337B2 (ja) | 2019-06-27 | 2023-05-11 | 新光電気工業株式会社 | 電子部品装置及び電子部品装置の製造方法 |
| JP7467214B2 (ja) * | 2020-04-22 | 2024-04-15 | 新光電気工業株式会社 | 配線基板、電子装置及び配線基板の製造方法 |
| KR102514564B1 (ko) * | 2021-06-28 | 2023-03-29 | 해성디에스 주식회사 | 홈이 형성된 리드를 포함하는 리드 프레임 |
| JP7763055B2 (ja) * | 2021-08-23 | 2025-10-31 | 株式会社ディスコ | パッケージ基板、パッケージ基板の加工方法及びパッケージ基板の製造方法 |
| CN114121853B (zh) * | 2022-01-27 | 2022-05-24 | 深圳中科四合科技有限公司 | 大尺寸芯片适配小尺寸封装体的封装结构 |
| US20250112133A1 (en) * | 2023-09-29 | 2025-04-03 | Texas Instruments Incorporated | Packages with stepped conductive terminals |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100335658B1 (ko) * | 2000-07-25 | 2002-05-06 | 장석규 | 플라스틱 패캐지의 베이스 및 그 제조방법 |
| CN1449583A (zh) * | 2000-07-25 | 2003-10-15 | Ssi株式会社 | 塑料封装基底、气腔型封装及其制造方法 |
| SG102638A1 (en) * | 2000-09-15 | 2004-03-26 | Samsung Techwin Co Ltd | Lead frame, semiconductor package having the same, and semiconductor package manufacturing method |
| JP3691790B2 (ja) | 2001-12-27 | 2005-09-07 | 株式会社三井ハイテック | 半導体装置の製造方法及び該方法によって製造された半導体装置 |
| KR20060021744A (ko) * | 2004-09-04 | 2006-03-08 | 삼성테크윈 주식회사 | 리드프레임 및 그 제조방법 |
| JP4196937B2 (ja) * | 2004-11-22 | 2008-12-17 | パナソニック株式会社 | 光学装置 |
| US7352058B2 (en) * | 2005-11-01 | 2008-04-01 | Sandisk Corporation | Methods for a multiple die integrated circuit package |
| CN101174602B (zh) * | 2006-10-06 | 2011-10-05 | 万国半导体股份有限公司 | 高电流半导体功率器件小外形集成电路封装 |
| US7622793B2 (en) * | 2006-12-21 | 2009-11-24 | Anderson Richard A | Flip chip shielded RF I/O land grid array package |
| JP5343334B2 (ja) * | 2007-07-17 | 2013-11-13 | 株式会社デンソー | 溶接構造体およびその製造方法 |
| DE112008003425B4 (de) * | 2007-12-20 | 2023-08-31 | Aisin Aw Co., Ltd. | Verfahren zum Herstellen eines Halbleiterbauelements |
| CN101383293B (zh) * | 2008-09-26 | 2010-08-04 | 凤凰半导体通信(苏州)有限公司 | 一种微型引线框架半导体封装方法 |
| JP2010263094A (ja) * | 2009-05-08 | 2010-11-18 | Hitachi Metals Ltd | リードフレーム |
| MY155671A (en) * | 2010-01-29 | 2015-11-13 | Toshiba Kk | LED package and method for manufacturing same |
| CN104603943B (zh) * | 2012-09-24 | 2017-07-04 | 瑞萨电子株式会社 | 半导体器件的制造方法以及半导体器件 |
| JP6325975B2 (ja) * | 2014-12-19 | 2018-05-16 | 新光電気工業株式会社 | リードフレーム、半導体装置 |
-
2014
- 2014-12-19 JP JP2014257463A patent/JP6325975B2/ja active Active
-
2015
- 2015-11-24 KR KR1020150164526A patent/KR102452097B1/ko active Active
- 2015-12-01 US US14/955,117 patent/US9698084B2/en active Active
- 2015-12-02 TW TW104140272A patent/TWI668826B/zh active
- 2015-12-03 CN CN201510882130.7A patent/CN105720034B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| TWI668826B (zh) | 2019-08-11 |
| KR102452097B1 (ko) | 2022-10-11 |
| JP2016119366A (ja) | 2016-06-30 |
| US20160181187A1 (en) | 2016-06-23 |
| TW201624658A (zh) | 2016-07-01 |
| CN105720034A (zh) | 2016-06-29 |
| US9698084B2 (en) | 2017-07-04 |
| CN105720034B (zh) | 2019-07-05 |
| KR20160075316A (ko) | 2016-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6325975B2 (ja) | リードフレーム、半導体装置 | |
| JP6244147B2 (ja) | 半導体装置の製造方法 | |
| US9905497B2 (en) | Resin sealing type semiconductor device and method of manufacturing the same, and lead frame | |
| JP6555927B2 (ja) | 半導体素子搭載用リードフレーム及び半導体装置の製造方法 | |
| JP6653139B2 (ja) | リードフレーム及びその製造方法 | |
| JP2013225595A (ja) | リードフレーム及び半導体パッケージ並びにそれらの製造方法 | |
| CN109285823B (zh) | 半导体元件搭载用基板以及其制造方法 | |
| TWI624883B (zh) | 樹脂密封型半導體裝置之製造方法及樹脂密封型半導體裝置 | |
| JP2014007287A (ja) | 半導体装置の製造方法 | |
| JP6927634B2 (ja) | 半導体素子搭載用基板及びその製造方法 | |
| JP7182374B2 (ja) | リードフレーム及びその製造方法 | |
| JP2006165411A (ja) | 半導体装置およびその製造方法 | |
| JP2018085487A (ja) | 半導体装置の製造方法および半導体装置 | |
| JP7674930B2 (ja) | リードフレーム、半導体装置及びリードフレームの製造方法 | |
| JP5104020B2 (ja) | モールドパッケージ | |
| JP2017055024A (ja) | 半導体素子実装用基板及び半導体装置、並びにそれらの製造方法 | |
| KR20240043156A (ko) | 반도체 장치 및 그 제조 방법 | |
| JP2017135335A (ja) | リードフレーム及び半導体装置、並びにそれらの製造方法 | |
| CN211404492U (zh) | 具线路吃锡可视角导线架结构 | |
| JP2002164496A (ja) | 半導体装置およびその製造方法 | |
| JP7145414B2 (ja) | リードフレームおよびその製造方法、ならびに半導体装置およびその製造方法 | |
| JP2017108191A (ja) | 半導体装置 | |
| JP2021103712A (ja) | 半導体装置およびその製造方法 | |
| JP2018026409A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170720 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170720 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180322 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180403 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180413 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6325975 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |