JP5769818B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP5769818B2 JP5769818B2 JP2013547021A JP2013547021A JP5769818B2 JP 5769818 B2 JP5769818 B2 JP 5769818B2 JP 2013547021 A JP2013547021 A JP 2013547021A JP 2013547021 A JP2013547021 A JP 2013547021A JP 5769818 B2 JP5769818 B2 JP 5769818B2
- Authority
- JP
- Japan
- Prior art keywords
- axis direction
- well region
- region
- well
- length
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 69
- 239000010410 layer Substances 0.000 claims description 49
- 239000000758 substrate Substances 0.000 claims description 23
- 239000002344 surface layer Substances 0.000 claims description 14
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 10
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 10
- 230000005684 electric field Effects 0.000 description 17
- 239000012535 impurity Substances 0.000 description 17
- 238000000034 method Methods 0.000 description 16
- 239000011295 pitch Substances 0.000 description 14
- 230000002093 peripheral effect Effects 0.000 description 8
- 238000002513 implantation Methods 0.000 description 6
- 230000006872 improvement Effects 0.000 description 6
- 230000007423 decrease Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0688—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions characterised by the particular shape of a junction between semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Description
本発明の別の態様に関する半導体装置は、第1導電型または第2導電型の半導体基板と、前記半導体基板上に形成された第1導電型のドリフト層と、前記ドリフト層表層において周期的に複数配置された、平面視上の第1辺の長さがa、これと直交する平面視上の第2辺の長さがbの方形状の第2導電型のウェル領域と、各前記ウェル領域表層に形成された第1導電型のソース領域と、各前記ソース領域上から前記ドリフト層上に亘って、ゲート絶縁膜を介して形成されたゲート電極と、各前記ゲート電極に対向する前記ウェル領域に規定されたチャネル領域とを備え、前記第1辺の方向をx軸方向、前記第2辺の方向をy軸方向として、前記x軸方向の各前記ウェル領域間の距離がA、前記y軸方向の各前記ウェル領域間の距離がBであり、前記ウェル領域の内の、x軸方向に第1ウェル領域に隣接する第2ウェル領域は、前記第1ウェル領域からy軸方向に0より大きくb+Bより小さい幅だけずれて配置され、前記ウェル領域の内の、y軸方向に第1ウェル領域に隣接する第3ウェル領域は、前記第1ウェル領域からx軸方向に0より大きくa+Aより小さい幅だけずれて配置され、各前記ウェル領域が、平面視において互いに離間して配列されたことを特徴とする。
<構成>
図1は、本発明の実施の形態1における、半導体装置の断面模式図である。本実施の形態においては、第1導電型をn型、第2導電型をp型とし、炭化珪素を用いた縦型MOSFETとして説明するが、導電型は逆であってもよいし、半導体装置も当該MOSFETに限られるものではない。
次に、本実施の形態における半導体装置の動作を説明する。
つづいて、実施の形態1の炭化珪素半導体装置である縦型MOSFETの製造方法について説明する。
図2は、本発明の前提技術となる、縦型MOSFETの活性領域を主面側から見た平面模式図である。簡単のために、ウェル領域30およびソース領域40に着目し、周辺の構成については図示を省略する。ここでウェル領域30およびソース領域40は、図2に示されるような正確な正方形(方形状)である必要はなく、辺の一部に曲線を含む形状、または、一部が欠けた形状、平行四辺形等を含むものとする。
図5は、本発明の縦型MOSFETの活性領域を主面側から見た平面模式図である。簡単のために、ウェル領域30およびソース領域40に着目し、周辺の構成については図示を省略する。
図7は、本発明の縦型MOSFETの活性領域を主面側から見た平面模式図である。簡単のために、ウェル領域30およびソース領域40に着目し、周辺の構成については図示を省略する。
MOSFETがオン状態のときに生じる導通損失は、ソースおよびドレイン間の抵抗、すなわちオン抵抗を小さくすることで低減される。チャネル抵抗はオン抵抗を構成する抵抗成分の1つであり、低減が望まれる。
本発明の有効性の説明としてMOSFETを例に挙げたが、チャネルを有する縦型半導体装置で、チャネルが主面と平行な方向に形成される素子であれば適用可能である。すなわちIGBTにおいても有効である。
本発明にかかる実施の形態によれば、半導体装置において、第1導電型(n型)または第2導電型(p型)の半導体基板10と、半導体基板10上に形成された第1導電型(n型)のドリフト層20と、ドリフト層20表層において周期的に複数配置された、平面視上の第1辺(x軸方向の辺)の長さがa(図11における、Px−Ljxに対応)、これと直交する平面視上の第2辺(y軸方向の辺)の長さがb(図11における、Py−Ljyに対応)の方形状の第2導電型(p型)のウェル領域30と、各ウェル領域30表層に形成された第1導電型(n型)のソース領域40と、各ソース領域40上からドリフト層20上に亘って、ゲート絶縁膜50を介して形成されたゲート電極60と、各ゲート電極60に対向するウェル領域30に規定されたチャネル領域とを備える。
Claims (6)
- 第1導電型または第2導電型の半導体基板(10)と、
前記半導体基板(10)上に形成された第1導電型のドリフト層(20)と、
前記ドリフト層(20)表層において周期的に複数配置された、平面視上の第1辺の長さがa、これと直交する平面視上の第2辺の長さがbの方形状の第2導電型のウェル領域(30)と、
各前記ウェル領域(30)表層に形成された第1導電型のソース領域(40)と、
各前記ソース領域(40)上から前記ドリフト層(20)上に亘って、ゲート絶縁膜(50)を介して形成されたゲート電極(60)と、
各前記ゲート電極(60)に対向する前記ウェル領域(30)に規定されたチャネル領域とを備え、
前記第1辺の方向をx軸方向、前記第2辺の方向をy軸方向として、
前記x軸方向の各前記ウェル領域(30)間の距離がA、前記y軸方向の各前記ウェル領域(30)間の距離がBであり、
前記ウェル領域(30)の内の、x軸方向に第1ウェル領域に隣接する第2ウェル領域は、前記第1ウェル領域からy軸方向に0より大きくb+Bより小さい幅だけずれて配置され、
前記ウェル領域(30)の内の、y軸方向に第1ウェル領域に隣接する第3ウェル領域は、前記第1ウェル領域からx軸方向に0より大きくa+Aより小さい幅だけずれて配置され、
共通のウェル領域(30)に前記y軸方向および前記x軸方向からそれぞれ隣接する前記ウェル領域(30)同士が、平面視において部分的に重なって配列され、
前記ソース領域(40)同士が、平面視において重なっていないことを特徴とする、
半導体装置。 - 第1導電型または第2導電型の半導体基板(10)と、
前記半導体基板(10)上に形成された第1導電型のドリフト層(20)と、
前記ドリフト層(20)表層において周期的に複数配置された、平面視上の第1辺の長さがa、これと直交する平面視上の第2辺の長さがbの方形状の第2導電型のウェル領域(30)と、
各前記ウェル領域(30)表層に形成された第1導電型のソース領域(40)と、
各前記ソース領域(40)上から前記ドリフト層(20)上に亘って、ゲート絶縁膜(50)を介して形成されたゲート電極(60)と、
各前記ゲート電極(60)に対向する前記ウェル領域(30)に規定されたチャネル領域とを備え、
前記第1辺の方向をx軸方向、前記第2辺の方向をy軸方向として、
前記x軸方向の各前記ウェル領域(30)間の距離がA、前記y軸方向の各前記ウェル領域(30)間の距離がBであり、
前記ウェル領域(30)の内の、x軸方向に第1ウェル領域に隣接する第2ウェル領域は、前記第1ウェル領域からy軸方向に0より大きくb+Bより小さい幅だけずれて配置され、
前記ウェル領域(30)の内の、y軸方向に第1ウェル領域に隣接する第3ウェル領域は、前記第1ウェル領域からx軸方向に0より大きくa+Aより小さい幅だけずれて配置され、
各前記ウェル領域(30)が、平面視において互いに離間して配列されたことを特徴とする、
半導体装置。 - 前記y軸方向で隣接する前記ウェル領域(30)の、前記x軸方向のずれ長をLoxとし、
前記x軸方向で隣接する前記ウェル領域(30)の、前記y軸方向のずれ長をLoyとし、
前記ウェル領域(30)同士の、前記x軸方向の距離をLjx、前記y軸方向の距離をLjyとし、
各前記ウェル領域(30)表層の、前記ソース領域(40)との間に形成される前記x軸方向のチャネル長をLchx、前記y軸方向のチャネル長をLchyとする場合、
0<Lox≦Lchx+Ljx、かつ、0<Loy≦Lchy+Ljyであることを特徴とする、
請求項1または請求項2に記載の半導体装置。 - 装置構造が、MOSFETおよびIGBTのいずれかであることを特徴とする、
請求項1または請求項2に記載の半導体装置。 - 前記半導体基板(10)および前記ドリフト層(20)が、ワイドバンドギャップ半導体からなることを特徴とする、
請求項1または請求項2に記載の半導体装置。 - 前記半導体基板(10)および前記ドリフト層(20)が、炭化珪素からなることを特徴とする、
請求項1または請求項2に記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013547021A JP5769818B2 (ja) | 2011-12-01 | 2012-09-24 | 半導体装置 |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011263331 | 2011-12-01 | ||
JP2011263331 | 2011-12-01 | ||
PCT/JP2012/074340 WO2013080641A1 (ja) | 2011-12-01 | 2012-09-24 | 半導体装置 |
JP2013547021A JP5769818B2 (ja) | 2011-12-01 | 2012-09-24 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2013080641A1 JPWO2013080641A1 (ja) | 2015-04-27 |
JP5769818B2 true JP5769818B2 (ja) | 2015-08-26 |
Family
ID=48535116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013547021A Active JP5769818B2 (ja) | 2011-12-01 | 2012-09-24 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9190468B2 (ja) |
JP (1) | JP5769818B2 (ja) |
DE (1) | DE112012005039B4 (ja) |
WO (1) | WO2013080641A1 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6523621B2 (ja) * | 2014-06-19 | 2019-06-05 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
JP6283122B2 (ja) * | 2014-11-26 | 2018-02-21 | 株式会社日立製作所 | 半導体スイッチング素子および炭化珪素半導体装置の製造方法 |
WO2016143020A1 (ja) * | 2015-03-09 | 2016-09-15 | 株式会社日立製作所 | 放射線検出器およびそれを用いた放射線検出装置 |
JP6658441B2 (ja) * | 2016-10-06 | 2020-03-04 | 三菱電機株式会社 | 半導体装置 |
JP6844228B2 (ja) * | 2016-12-02 | 2021-03-17 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01211978A (ja) | 1988-02-19 | 1989-08-25 | Fujitsu Ltd | 半導体装置 |
JP3016298B2 (ja) * | 1992-02-26 | 2000-03-06 | 日本電気株式会社 | 半導体装置 |
EP0823735A1 (en) * | 1996-08-05 | 1998-02-11 | Sgs-Thomson Microelectronics S.A. | MOS-technology power device |
US5763914A (en) | 1997-07-16 | 1998-06-09 | Megamos Corporation | Cell topology for power transistors with increased packing density |
EP0915509B1 (en) | 1997-10-24 | 2005-12-28 | STMicroelectronics S.r.l. | Process for integrating, in a same semiconductor chip, MOS technology devices with different threshold voltages |
JP5036479B2 (ja) * | 2007-10-10 | 2012-09-26 | 三菱電機株式会社 | 縦型mosfet構造の半導体装置 |
JP5619152B2 (ja) * | 2010-04-26 | 2014-11-05 | 三菱電機株式会社 | 半導体装置 |
US8890242B2 (en) * | 2012-02-23 | 2014-11-18 | Super Group Semiconductor Co., Ltd. | Closed cell trenched power semiconductor structure |
-
2012
- 2012-09-24 US US14/355,737 patent/US9190468B2/en active Active
- 2012-09-24 DE DE112012005039.8T patent/DE112012005039B4/de active Active
- 2012-09-24 JP JP2013547021A patent/JP5769818B2/ja active Active
- 2012-09-24 WO PCT/JP2012/074340 patent/WO2013080641A1/ja active Application Filing
Also Published As
Publication number | Publication date |
---|---|
US9190468B2 (en) | 2015-11-17 |
DE112012005039B4 (de) | 2021-01-14 |
US20140299891A1 (en) | 2014-10-09 |
DE112012005039T5 (de) | 2014-09-04 |
JPWO2013080641A1 (ja) | 2015-04-27 |
WO2013080641A1 (ja) | 2013-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5198030B2 (ja) | 半導体素子 | |
JP5992094B2 (ja) | 半導体装置 | |
JP4900662B2 (ja) | ショットキーダイオードを内蔵した炭化ケイ素mos電界効果トランジスタおよびその製造方法 | |
JP5900698B2 (ja) | 半導体装置 | |
JP6631632B2 (ja) | 半導体装置 | |
JP5774205B2 (ja) | 半導体装置 | |
JP2005183563A (ja) | 半導体装置 | |
JP2005150246A (ja) | 半導体装置 | |
JP4698767B2 (ja) | 半導体装置 | |
JP5769818B2 (ja) | 半導体装置 | |
JP2007281034A (ja) | 電力用半導体素子 | |
WO2012131768A1 (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP2015188066A (ja) | 半導体素子及びその製造方法 | |
US10707301B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP2014220434A (ja) | 半導体装置 | |
JP4532536B2 (ja) | 半導体装置 | |
JP6293380B1 (ja) | 半導体装置 | |
EP2860761A1 (en) | Semiconductor device | |
JP2019012803A (ja) | 半導体装置 | |
JP7147510B2 (ja) | スイッチング素子 | |
JP6150649B2 (ja) | 半導体装置 | |
JP2017098371A (ja) | 半導体装置およびその製造方法 | |
JP2016025324A (ja) | 半導体装置およびその制御方法 | |
JP2020013916A (ja) | 半導体装置 | |
WO2022239581A1 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150224 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150423 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150526 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150623 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5769818 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |