JP5168990B2 - 半導体基板の製造方法 - Google Patents

半導体基板の製造方法

Info

Publication number
JP5168990B2
JP5168990B2 JP2007104039A JP2007104039A JP5168990B2 JP 5168990 B2 JP5168990 B2 JP 5168990B2 JP 2007104039 A JP2007104039 A JP 2007104039A JP 2007104039 A JP2007104039 A JP 2007104039A JP 5168990 B2 JP5168990 B2 JP 5168990B2
Authority
JP
Japan
Prior art keywords
single crystal
semiconductor single
semiconductor
layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007104039A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008263025A (ja
JP2008263025A5 (enrdf_load_stackoverflow
Inventor
孝夫 阿部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to JP2007104039A priority Critical patent/JP5168990B2/ja
Publication of JP2008263025A publication Critical patent/JP2008263025A/ja
Publication of JP2008263025A5 publication Critical patent/JP2008263025A5/ja
Application granted granted Critical
Publication of JP5168990B2 publication Critical patent/JP5168990B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Recrystallisation Techniques (AREA)
JP2007104039A 2007-04-11 2007-04-11 半導体基板の製造方法 Active JP5168990B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007104039A JP5168990B2 (ja) 2007-04-11 2007-04-11 半導体基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007104039A JP5168990B2 (ja) 2007-04-11 2007-04-11 半導体基板の製造方法

Publications (3)

Publication Number Publication Date
JP2008263025A JP2008263025A (ja) 2008-10-30
JP2008263025A5 JP2008263025A5 (enrdf_load_stackoverflow) 2010-02-04
JP5168990B2 true JP5168990B2 (ja) 2013-03-27

Family

ID=39985291

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007104039A Active JP5168990B2 (ja) 2007-04-11 2007-04-11 半導体基板の製造方法

Country Status (1)

Country Link
JP (1) JP5168990B2 (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021079745A1 (ja) 2019-10-24 2021-04-29 信越半導体株式会社 半導体基板の製造方法及び半導体基板

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5205840B2 (ja) * 2007-07-06 2013-06-05 信越半導体株式会社 半導体基板の製造方法
JP7247902B2 (ja) 2020-01-10 2023-03-29 信越半導体株式会社 エピタキシャルウェーハの製造方法
EP4283024A4 (en) 2021-01-25 2024-12-04 Shin-Etsu Handotai Co., Ltd. EPITAXIAL WAFER MANUFACTURING PROCESS
CN114005753B (zh) * 2021-10-29 2023-07-11 西安微电子技术研究所 一种igbt产品的氧化工艺方法及氧化后igbt产品

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04311029A (ja) * 1991-04-09 1992-11-02 Seiko Epson Corp 半導体薄膜の製造方法
JPH09162088A (ja) * 1995-12-13 1997-06-20 Asahi Chem Ind Co Ltd 半導体基板とその製造方法
JP2003303971A (ja) * 2002-04-09 2003-10-24 Matsushita Electric Ind Co Ltd 半導体基板及び半導体装置
JP3604018B2 (ja) * 2002-05-24 2004-12-22 独立行政法人科学技術振興機構 シリコン基材表面の二酸化シリコン膜形成方法、半導体基材表面の酸化膜形成方法、及び半導体装置の製造方法
US7045432B2 (en) * 2004-02-04 2006-05-16 Freescale Semiconductor, Inc. Method for forming a semiconductor device with local semiconductor-on-insulator (SOI)
JP4095615B2 (ja) * 2004-02-16 2008-06-04 光 小林 酸化膜の形成方法、半導体装置、半導体装置の製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021079745A1 (ja) 2019-10-24 2021-04-29 信越半導体株式会社 半導体基板の製造方法及び半導体基板
KR20220090506A (ko) 2019-10-24 2022-06-29 신에쯔 한도타이 가부시키가이샤 반도체기판의 제조방법 및 반도체기판

Also Published As

Publication number Publication date
JP2008263025A (ja) 2008-10-30

Similar Documents

Publication Publication Date Title
TWI297171B (en) Method for fabricating a germanium on insulator (geoi) type wafer
CN108028170B (zh) 贴合式soi晶圆的制造方法
KR101488667B1 (ko) Soi 웨이퍼의 실리콘 산화막 형성 방법
CN102347219A (zh) 形成复合功能材料结构的方法
US12211686B2 (en) Methods of forming SOI substrates
KR20160134661A (ko) 접합웨이퍼의 제조방법
TW200822241A (en) Methods for surface activation by plasma immersion ion implantation process utilized in silicon-on-insulator structure
JP5168990B2 (ja) 半導体基板の製造方法
JPWO2009011152A1 (ja) Soi基板およびsoi基板を用いた半導体装置
EP3309820A1 (en) Method of manufacturing soi wafer
JP5205840B2 (ja) 半導体基板の製造方法
JP2006173568A (ja) Soi基板の製造方法
JP7224325B2 (ja) 半導体基板の製造方法及び半導体基板
JP5310004B2 (ja) 貼り合わせウェーハの製造方法
JP5292810B2 (ja) Soi基板の製造方法
KR20070084075A (ko) 반도체 웨이퍼의 제조방법
JP2011029594A (ja) Soiウェーハの製造方法及びsoiウェーハ
JP6111678B2 (ja) GeOIウェーハの製造方法
CN105977197B (zh) 基于非晶化与尺度效应的SiN埋绝缘层上晶圆级单轴应变SiGe的制作方法
JP4609026B2 (ja) Soiウェーハの製造方法
CN102623304B (zh) 适用于纳米工艺的晶圆及其制造方法
TWI447785B (zh) 對接合基板進行植入以增進其導電性的方法和結構
CN105845617B (zh) 基于非晶化与尺度效应的AlN埋绝缘层上晶圆级单轴应变Ge的制作方法
JP2008270592A (ja) Soi基板の製造方法
WO2019239763A1 (ja) 貼り合わせsoiウェーハの製造方法及び貼り合わせsoiウェーハ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091211

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091211

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121126

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121204

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121217

R150 Certificate of patent or registration of utility model

Ref document number: 5168990

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250