JP5137947B2 - 効率的なトランジスタ構造 - Google Patents
効率的なトランジスタ構造 Download PDFInfo
- Publication number
- JP5137947B2 JP5137947B2 JP2009509836A JP2009509836A JP5137947B2 JP 5137947 B2 JP5137947 B2 JP 5137947B2 JP 2009509836 A JP2009509836 A JP 2009509836A JP 2009509836 A JP2009509836 A JP 2009509836A JP 5137947 B2 JP5137947 B2 JP 5137947B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- source
- drain
- regions
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims 1
- 239000000758 substrate Substances 0.000 description 39
- 238000000034 method Methods 0.000 description 17
- 230000001788 irregular Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 2
- 241000219793 Trifolium Species 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0135—Manufacturing their gate conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/251—Source or drain electrodes for field-effect devices
- H10D64/257—Source or drain electrodes for field-effect devices for lateral devices wherein the source or drain electrodes are characterised by top-view geometrical layouts, e.g. interdigitated, semi-circular, annular or L-shaped electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/519—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/013—Manufacturing their source or drain regions, e.g. silicided source or drain regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/10—Phase change RAM [PCRAM, PRAM] devices
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (19)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US79856806P | 2006-05-08 | 2006-05-08 | |
| US60/798,568 | 2006-05-08 | ||
| US82100806P | 2006-08-01 | 2006-08-01 | |
| US60/821,008 | 2006-08-01 | ||
| US82333206P | 2006-08-23 | 2006-08-23 | |
| US60/823,332 | 2006-08-23 | ||
| US82435706P | 2006-09-01 | 2006-09-01 | |
| US60/824,357 | 2006-09-01 | ||
| US82551706P | 2006-09-13 | 2006-09-13 | |
| US60/825,517 | 2006-09-13 | ||
| US11/524,113 | 2006-09-20 | ||
| US11/524,113 US7851872B2 (en) | 2003-10-22 | 2006-09-20 | Efficient transistor structure |
| US11/586,467 US7528444B2 (en) | 2003-10-22 | 2006-10-25 | Efficient transistor structure |
| US11/586,470 | 2006-10-25 | ||
| US11/586,471 US7652338B2 (en) | 2003-10-22 | 2006-10-25 | Efficient transistor structure |
| US11/586,471 | 2006-10-25 | ||
| US11/586,467 | 2006-10-25 | ||
| US11/586,470 US7863657B2 (en) | 2003-10-22 | 2006-10-25 | Efficient transistor structure |
| PCT/US2007/011207 WO2007136556A2 (en) | 2006-05-08 | 2007-05-08 | Efficient transistor structure |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009536789A JP2009536789A (ja) | 2009-10-15 |
| JP2009536789A5 JP2009536789A5 (https=) | 2010-06-17 |
| JP5137947B2 true JP5137947B2 (ja) | 2013-02-06 |
Family
ID=38723776
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009509836A Expired - Fee Related JP5137947B2 (ja) | 2006-05-08 | 2007-05-08 | 効率的なトランジスタ構造 |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP2030237B1 (https=) |
| JP (1) | JP5137947B2 (https=) |
| KR (1) | KR101373792B1 (https=) |
| CN (1) | CN101490843B (https=) |
| TW (4) | TWI429078B (https=) |
| WO (1) | WO2007136556A2 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2100334B1 (en) * | 2006-12-28 | 2016-04-13 | Marvell World Trade Ltd. | Geometry of mos device with low on-resistance |
| CN102623496B (zh) * | 2011-01-27 | 2014-11-05 | 无锡华润上华半导体有限公司 | 矩阵型mos场效应晶体管 |
| JP5586546B2 (ja) * | 2011-03-23 | 2014-09-10 | 株式会社東芝 | 半導体装置 |
| US11195794B2 (en) * | 2020-02-05 | 2021-12-07 | Samsung Electronics Co., Ltd. | Stacked integrated circuit devices including a routing wire |
| CN111599862A (zh) * | 2020-05-21 | 2020-08-28 | Oppo广东移动通信有限公司 | 晶体管以及集成电路 |
| WO2022009731A1 (ja) * | 2020-07-10 | 2022-01-13 | ソニーグループ株式会社 | 駆動回路アレイ基板、表示装置および電子機器 |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4409499A (en) * | 1982-06-14 | 1983-10-11 | Standard Microsystems Corporation | High-speed merged plane logic function array |
| JPS6076160A (ja) * | 1983-10-03 | 1985-04-30 | Seiko Epson Corp | 半導体集積回路 |
| JPH01207976A (ja) * | 1988-02-15 | 1989-08-21 | Nec Corp | 半導体装置 |
| EP0466463A1 (en) * | 1990-07-10 | 1992-01-15 | Kawasaki Steel Corporation | Basic cell and arrangement structure thereof |
| JPH07161984A (ja) * | 1993-12-06 | 1995-06-23 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| JPH07283377A (ja) * | 1994-01-03 | 1995-10-27 | Texas Instr Inc <Ti> | 小型ゲートアレイおよびその製造方法 |
| JP2611687B2 (ja) * | 1995-06-26 | 1997-05-21 | セイコーエプソン株式会社 | 半導体装置 |
| US5838050A (en) * | 1996-06-19 | 1998-11-17 | Winbond Electronics Corp. | Hexagon CMOS device |
| US6236258B1 (en) * | 1998-08-25 | 2001-05-22 | International Business Machines Corporation | Wordline driver circuit using ring-shaped devices |
| JP2000208759A (ja) * | 1999-01-12 | 2000-07-28 | Rohm Co Ltd | 半導体装置 |
| DE19958906A1 (de) * | 1999-12-07 | 2001-07-05 | Infineon Technologies Ag | Herstellung von integrierten Schaltungen |
| JP2001339047A (ja) * | 2000-05-29 | 2001-12-07 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| TW447129B (en) * | 2000-06-30 | 2001-07-21 | United Microelectronics Corp | Array type SOI transistor layout |
| JP4124981B2 (ja) * | 2001-06-04 | 2008-07-23 | 株式会社ルネサステクノロジ | 電力用半導体装置および電源回路 |
| US6566710B1 (en) * | 2001-08-29 | 2003-05-20 | National Semiconductor Corporation | Power MOSFET cell with a crossed bar shaped body contact area |
| US6724044B2 (en) * | 2002-05-10 | 2004-04-20 | General Semiconductor, Inc. | MOSFET device having geometry that permits frequent body contact |
| JP5179692B2 (ja) * | 2002-08-30 | 2013-04-10 | 富士通セミコンダクター株式会社 | 半導体記憶装置及びその製造方法 |
| EP1420450A3 (en) * | 2002-11-15 | 2006-12-13 | Matsushita Electric Industrial Co., Ltd. | Semiconductor differential circuit with transistors having a virtual ground |
| KR100485174B1 (ko) | 2002-12-24 | 2005-04-22 | 동부아남반도체 주식회사 | 모스 트랜지스터 제조 방법 |
| JP3708082B2 (ja) * | 2003-02-27 | 2005-10-19 | 株式会社ルネサステクノロジ | 電力半導体装置 |
| US7091565B2 (en) * | 2003-10-22 | 2006-08-15 | Marvell World Trade Ltd. | Efficient transistor structure |
| TWI241720B (en) * | 2004-01-16 | 2005-10-11 | Super Nova Optoelectronics Cor | Replaceable light emitting diode packaging structure |
| JP2005311131A (ja) * | 2004-04-22 | 2005-11-04 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
| JP2007258314A (ja) * | 2006-03-22 | 2007-10-04 | Seiko Npc Corp | 半導体装置の製造方法及び半導体装置 |
-
2007
- 2007-05-08 WO PCT/US2007/011207 patent/WO2007136556A2/en not_active Ceased
- 2007-05-08 TW TW096116398A patent/TWI429078B/zh not_active IP Right Cessation
- 2007-05-08 CN CN2007800259194A patent/CN101490843B/zh not_active Expired - Fee Related
- 2007-05-08 TW TW096116401A patent/TW200805663A/zh unknown
- 2007-05-08 JP JP2009509836A patent/JP5137947B2/ja not_active Expired - Fee Related
- 2007-05-08 TW TW096116397A patent/TWI407566B/zh not_active IP Right Cessation
- 2007-05-08 TW TW096116400A patent/TWI420665B/zh not_active IP Right Cessation
- 2007-05-08 EP EP07809055A patent/EP2030237B1/en not_active Ceased
- 2007-05-08 KR KR1020087029444A patent/KR101373792B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN101490843B (zh) | 2011-01-26 |
| TW200802869A (en) | 2008-01-01 |
| JP2009536789A (ja) | 2009-10-15 |
| TW200805662A (en) | 2008-01-16 |
| TW200802870A (en) | 2008-01-01 |
| TW200805663A (en) | 2008-01-16 |
| WO2007136556B1 (en) | 2008-08-28 |
| TWI420665B (zh) | 2013-12-21 |
| EP2030237A2 (en) | 2009-03-04 |
| WO2007136556A2 (en) | 2007-11-29 |
| KR101373792B1 (ko) | 2014-03-13 |
| TWI429078B (zh) | 2014-03-01 |
| EP2030237B1 (en) | 2011-02-09 |
| CN101490843A (zh) | 2009-07-22 |
| TWI407566B (zh) | 2013-09-01 |
| WO2007136556A3 (en) | 2008-07-03 |
| KR20090013219A (ko) | 2009-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5137947B2 (ja) | 効率的なトランジスタ構造 | |
| US10446655B2 (en) | Semiconductor device | |
| US10522637B2 (en) | Circuits using gate-all-around technology | |
| US7339241B2 (en) | FinFET structure with contacts | |
| JP2007116049A (ja) | 半導体装置 | |
| JP7492381B2 (ja) | 半導体装置 | |
| US20200020588A1 (en) | Dummy mol removal for performance enhancement | |
| US7763939B2 (en) | Low on resistance CMOS transistor for integrated circuit applications | |
| US6355957B1 (en) | Semiconductor device having body potential fixing portion and closed-loop gate structure | |
| US7227223B2 (en) | Power MOS transistor having trench gate | |
| JP4667788B2 (ja) | 効率的トランジスタ構造 | |
| US8080847B2 (en) | Low on resistance CMOS “wave” transistor for integrated circuit applications | |
| US9564436B2 (en) | Semiconductor device | |
| JP2009076540A (ja) | 半導体装置 | |
| KR100876778B1 (ko) | 반도체 소자 및 그의 형성 방법 | |
| US7514756B2 (en) | Semiconductor device with MISFET | |
| JP2007081229A (ja) | 半導体装置 | |
| US10622440B2 (en) | High voltage metal oxide semiconductor device and manufacturing method thereof | |
| JP2008098643A (ja) | パワーモスエフ・イー・ティー | |
| US11670631B2 (en) | Semiconductor device | |
| JP2009071096A (ja) | 半導体装置 | |
| KR20070036214A (ko) | 반도체소자의 센스앰프 | |
| JP2026026653A (ja) | 半導体装置 | |
| JP2018160704A (ja) | 半導体装置 | |
| KR20020027018A (ko) | 셀 트랜지스터에 확대된 채널 폭을 가지는 디램 장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100419 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100419 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120622 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120724 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120921 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121016 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121113 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5137947 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151122 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees | ||
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |