JP5083161B2 - 電子部品の製造方法及び製造装置 - Google Patents

電子部品の製造方法及び製造装置 Download PDF

Info

Publication number
JP5083161B2
JP5083161B2 JP2008259168A JP2008259168A JP5083161B2 JP 5083161 B2 JP5083161 B2 JP 5083161B2 JP 2008259168 A JP2008259168 A JP 2008259168A JP 2008259168 A JP2008259168 A JP 2008259168A JP 5083161 B2 JP5083161 B2 JP 5083161B2
Authority
JP
Japan
Prior art keywords
resin
sheet resin
temperature
sheet
heating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008259168A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009278058A (ja
Inventor
宗一 久米
彰夫 勝部
啓 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP2008259168A priority Critical patent/JP5083161B2/ja
Priority to DE102009017763.9A priority patent/DE102009017763B4/de
Priority to CN200910132839XA priority patent/CN101562141B/zh
Publication of JP2009278058A publication Critical patent/JP2009278058A/ja
Application granted granted Critical
Publication of JP5083161B2 publication Critical patent/JP5083161B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01065Terbium [Tb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01068Erbium [Er]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP2008259168A 2008-04-16 2008-10-06 電子部品の製造方法及び製造装置 Active JP5083161B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2008259168A JP5083161B2 (ja) 2008-04-16 2008-10-06 電子部品の製造方法及び製造装置
DE102009017763.9A DE102009017763B4 (de) 2008-04-16 2009-04-16 Verfahren und Vorrichtung zum Herstellen einer elektronischen Komponente
CN200910132839XA CN101562141B (zh) 2008-04-16 2009-04-16 电子器件的制造方法及制造装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008106458 2008-04-16
JP2008106458 2008-04-16
JP2008259168A JP5083161B2 (ja) 2008-04-16 2008-10-06 電子部品の製造方法及び製造装置

Publications (2)

Publication Number Publication Date
JP2009278058A JP2009278058A (ja) 2009-11-26
JP5083161B2 true JP5083161B2 (ja) 2012-11-28

Family

ID=41131169

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008259168A Active JP5083161B2 (ja) 2008-04-16 2008-10-06 電子部品の製造方法及び製造装置

Country Status (3)

Country Link
JP (1) JP5083161B2 (zh)
CN (1) CN101562141B (zh)
DE (1) DE102009017763B4 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5223657B2 (ja) * 2008-12-24 2013-06-26 株式会社村田製作所 電子部品の製造方法及び製造装置
JP2012033885A (ja) * 2010-06-28 2012-02-16 Murata Mfg Co Ltd 電子部品モジュールの製造方法
JP2013153012A (ja) * 2012-01-24 2013-08-08 Murata Mfg Co Ltd 電子部品モジュールの製造方法
JP6422370B2 (ja) * 2015-03-03 2018-11-14 日東電工株式会社 中空型電子デバイス封止用シート、及び、中空型電子デバイスパッケージの製造方法
CN105460888A (zh) 2015-11-19 2016-04-06 博奥生物集团有限公司 一种芯片的封装方法
JP2017105527A (ja) * 2015-12-01 2017-06-15 信越化学工業株式会社 半導体封止用硬化性樹脂シートの梱包方法及び半導体封止用硬化性樹脂シートの梱包体
JP7394839B2 (ja) * 2019-03-29 2023-12-08 太陽ホールディングス株式会社 中空デバイス用ドライフィルム、硬化物および電子部品
TWI820917B (zh) 2022-09-19 2023-11-01 毅力科技有限公司 在電子模組上形成保護膜的方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW569424B (en) * 2000-03-17 2004-01-01 Matsushita Electric Ind Co Ltd Module with embedded electric elements and the manufacturing method thereof
EP1280196A1 (de) * 2001-07-18 2003-01-29 Abb Research Ltd. Verfahren zum Befestigen von elektronischen Bauelementen auf Substraten
JP4186667B2 (ja) * 2003-03-25 2008-11-26 株式会社村田製作所 積層セラミック電子部品の製造方法
JP3870936B2 (ja) * 2003-07-14 2007-01-24 株式会社村田製作所 積層セラミック電子部品
TWI263403B (en) * 2004-01-22 2006-10-01 Murata Manufacturing Co Electronic component manufacturing method
JP2007129077A (ja) * 2005-11-04 2007-05-24 Casio Comput Co Ltd 半導体装置の製造方法及び脱泡装置

Also Published As

Publication number Publication date
JP2009278058A (ja) 2009-11-26
CN101562141B (zh) 2012-02-01
DE102009017763B4 (de) 2014-12-04
CN101562141A (zh) 2009-10-21
DE102009017763A1 (de) 2009-11-05

Similar Documents

Publication Publication Date Title
JP5223657B2 (ja) 電子部品の製造方法及び製造装置
JP5083161B2 (ja) 電子部品の製造方法及び製造装置
JP4746646B2 (ja) 積層型電子部品
JP4188337B2 (ja) 積層型電子部品の製造方法
JP4386039B2 (ja) 電子部品の製造方法
TWI295500B (zh)
US9922894B1 (en) Air cavity packages and methods for the production thereof
CN102800662A (zh) 层叠型半导体装置及其制造方法
CN109003907B (zh) 封装方法
TW200304683A (en) Packaging method for saw element and saw device having the resin-sealed saw element
JP2006120935A (ja) 半導体装置及びその製造方法
JP4203031B2 (ja) 積層型電子部品の製造方法
JP2010109246A (ja) 半導体装置および半導体装置の製造方法
JP4594777B2 (ja) 積層型電子部品の製造方法
JP4621595B2 (ja) 半導体装置の製造方法
JP2010050323A (ja) 電子装置およびその製造方法
WO2010109985A1 (ja) 電子部品の製造方法
CN1841688A (zh) 层叠型半导体器件以及层叠型电子部件的制造方法
JP6115060B2 (ja) 電子デバイスの製造方法
JP3564980B2 (ja) 半導体チップの実装方法
TW200534409A (en) Method for manufacturing a semiconductor tip mounting object and a semiconductor tip mounting object
JP5332810B2 (ja) 電子部品の製造装置および製造方法
JP2002319650A (ja) フリップチップ実装体及び半導体チップの実装方法
JP2009010942A (ja) 圧電部品及びその製造方法
TWI253727B (en) Chip stack method for preventing delamination between chips

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20101117

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110914

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110920

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111114

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20111114

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120515

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120711

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120807

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120820

R150 Certificate of patent or registration of utility model

Ref document number: 5083161

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150914

Year of fee payment: 3