JP4554180B2 - 薄膜半導体デバイスの製造方法 - Google Patents

薄膜半導体デバイスの製造方法 Download PDF

Info

Publication number
JP4554180B2
JP4554180B2 JP2003323871A JP2003323871A JP4554180B2 JP 4554180 B2 JP4554180 B2 JP 4554180B2 JP 2003323871 A JP2003323871 A JP 2003323871A JP 2003323871 A JP2003323871 A JP 2003323871A JP 4554180 B2 JP4554180 B2 JP 4554180B2
Authority
JP
Japan
Prior art keywords
thin film
layer
film semiconductor
semiconductor device
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003323871A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005093625A5 (enExample
JP2005093625A (ja
Inventor
博士 田舎中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2003323871A priority Critical patent/JP4554180B2/ja
Priority to US10/939,437 priority patent/US7626200B2/en
Priority to CNB2004100903283A priority patent/CN100394563C/zh
Priority to CN200710089611A priority patent/CN100578808C/zh
Publication of JP2005093625A publication Critical patent/JP2005093625A/ja
Publication of JP2005093625A5 publication Critical patent/JP2005093625A5/ja
Priority to US11/507,510 priority patent/US7696020B2/en
Priority to US12/385,340 priority patent/US7804094B2/en
Application granted granted Critical
Publication of JP4554180B2 publication Critical patent/JP4554180B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0214—Manufacture or treatment of multiple TFTs using temporary substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6723—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device having light shields
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/481—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs integrated with passive devices, e.g. auxiliary capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
  • Element Separation (AREA)
JP2003323871A 2003-09-17 2003-09-17 薄膜半導体デバイスの製造方法 Expired - Fee Related JP4554180B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2003323871A JP4554180B2 (ja) 2003-09-17 2003-09-17 薄膜半導体デバイスの製造方法
US10/939,437 US7626200B2 (en) 2003-09-17 2004-09-14 Process for fabricating a thin film semiconductor device, thin film semiconductor device, and liquid crystal display
CNB2004100903283A CN100394563C (zh) 2003-09-17 2004-09-17 制作薄膜半导体器件的工艺以及液晶显示器
CN200710089611A CN100578808C (zh) 2003-09-17 2004-09-17 薄膜半导体器件、其制造工艺以及液晶显示器
US11/507,510 US7696020B2 (en) 2003-09-17 2006-08-22 Process for fabricating a thin film semiconductor device, thin film semiconductor device, and liquid crystal display
US12/385,340 US7804094B2 (en) 2003-09-17 2009-04-06 Process for fabricating a thin film semiconductor device, thin film semiconductor device, and liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003323871A JP4554180B2 (ja) 2003-09-17 2003-09-17 薄膜半導体デバイスの製造方法

Publications (3)

Publication Number Publication Date
JP2005093625A JP2005093625A (ja) 2005-04-07
JP2005093625A5 JP2005093625A5 (enExample) 2005-09-29
JP4554180B2 true JP4554180B2 (ja) 2010-09-29

Family

ID=34270043

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003323871A Expired - Fee Related JP4554180B2 (ja) 2003-09-17 2003-09-17 薄膜半導体デバイスの製造方法

Country Status (3)

Country Link
US (3) US7626200B2 (enExample)
JP (1) JP4554180B2 (enExample)
CN (2) CN100578808C (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11652000B2 (en) 2020-08-19 2023-05-16 Kioxia Corporation Semiconductor device, method of manufacturing semiconductor device, and method of recycling substrate

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7105448B2 (en) * 2003-02-28 2006-09-12 Semiconductor Energy Laboratory Co., Ltd. Method for peeling off semiconductor element and method for manufacturing semiconductor device
JP2004311955A (ja) * 2003-03-25 2004-11-04 Sony Corp 超薄型電気光学表示装置の製造方法
JP4554180B2 (ja) * 2003-09-17 2010-09-29 ソニー株式会社 薄膜半導体デバイスの製造方法
JP4165655B2 (ja) * 2005-02-25 2008-10-15 本田技研工業株式会社 電解装置、電気化学反応型膜装置及び多孔質導電体
TWI285059B (en) * 2005-04-15 2007-08-01 Au Optronics Corp Fabrication method for organic electroluminescent element comprising an LTPS-TFT
US7352029B2 (en) 2005-04-27 2008-04-01 International Business Machines Corporation Electronically scannable multiplexing device
US7385234B2 (en) * 2005-04-27 2008-06-10 International Business Machines Corporation Memory and logic devices using electronically scannable multiplexing devices
US7432149B2 (en) * 2005-06-23 2008-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. CMOS on SOI substrates with hybrid crystal orientations
US7611937B2 (en) * 2005-06-24 2009-11-03 Taiwan Semiconductor Manufacturing Company, Ltd. High performance transistors with hybrid crystal orientations
US7709313B2 (en) * 2005-07-19 2010-05-04 International Business Machines Corporation High performance capacitors in planar back gates CMOS
FR2893750B1 (fr) * 2005-11-22 2008-03-14 Commissariat Energie Atomique Procede de fabrication d'un dispositif electronique flexible du type ecran comportant une pluralite de composants en couches minces.
KR101157983B1 (ko) * 2005-12-26 2012-06-25 엘지디스플레이 주식회사 박막 패턴의 제조방법 및 이를 이용한 평판표시소자의제조방법
US8389976B2 (en) * 2006-12-29 2013-03-05 Intel Corporation Methods of forming carbon nanotube transistors for high speed circuit operation and structures formed thereby
JP5322408B2 (ja) * 2007-07-17 2013-10-23 株式会社半導体エネルギー研究所 半導体装置及びその作製方法
JP2009200315A (ja) * 2008-02-22 2009-09-03 Hitachi Ltd 半導体装置の製造方法
JP5496540B2 (ja) * 2008-04-24 2014-05-21 株式会社半導体エネルギー研究所 半導体基板の作製方法
US7947523B2 (en) * 2008-04-25 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
US8563397B2 (en) 2008-07-09 2013-10-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2010045287A (ja) * 2008-08-18 2010-02-25 Sony Corp 素子の移載方法
JP5276412B2 (ja) * 2008-11-04 2013-08-28 キヤノン株式会社 機能性領域の移設方法、ｌｅｄアレイ、ｌｅｄプリンタヘッド、及びｌｅｄプリンタ
JP2010114106A (ja) * 2008-11-04 2010-05-20 Canon Inc 機能性領域の移設方法、ｌｅｄアレイ、ｌｅｄプリンタヘッド、及びｌｅｄプリンタ
JP5583951B2 (ja) * 2008-11-11 2014-09-03 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5487625B2 (ja) * 2009-01-22 2014-05-07 ソニー株式会社 半導体装置
JP5521339B2 (ja) * 2009-02-05 2014-06-11 信越半導体株式会社 多層膜付き半導体ウェーハの製造方法及び半導体デバイスの製造方法
JP5494115B2 (ja) * 2010-03-29 2014-05-14 ソニー株式会社 表示装置及び電子機器
FR2970811B1 (fr) * 2011-01-24 2013-01-25 Commissariat Energie Atomique Dispositif a effet de champ muni d'une contre-électrode amincie et procédé de réalisation
US9209083B2 (en) * 2011-07-11 2015-12-08 King Abdullah University Of Science And Technology Integrated circuit manufacturing for low-profile and flexible devices
JP2015128003A (ja) * 2013-12-27 2015-07-09 ソニー株式会社 表示装置および電子機器
WO2015120424A1 (en) * 2014-02-10 2015-08-13 Rensselaer Polytechnic Institute Selective, electrochemical etching of a semiconductor
CN105097941B (zh) * 2015-05-28 2019-02-26 京东方科技集团股份有限公司 一种薄膜晶体管及其制造方法、阵列基板、显示装置
US9768109B2 (en) 2015-09-22 2017-09-19 Qualcomm Incorporated Integrated circuits (ICS) on a glass substrate
JP6870926B2 (ja) * 2016-06-22 2021-05-12 株式会社半導体エネルギー研究所 表示装置、表示モジュール、および電子機器
WO2017223296A1 (en) * 2016-06-24 2017-12-28 Crystal Solar Inc. Semiconductor layer separation from single crystal silicon substrate by infrared irradiation of porous silicon separation layer
CN106935658B (zh) * 2017-05-05 2021-03-26 京东方科技集团股份有限公司 一种薄膜晶体管及其制备方法、阵列基板

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2737780B2 (ja) * 1987-08-24 1998-04-08 ソニー株式会社 Ｍｏｓトランジスタ
JP2666293B2 (ja) * 1987-08-31 1997-10-22 ソニー株式会社 Ｍｏｓトランジスタの製造方法
JPS6453459U (enExample) 1987-09-30 1989-04-03
JP3176072B2 (ja) * 1991-01-16 2001-06-11 キヤノン株式会社 半導体基板の形成方法
TW211621B (enExample) * 1991-07-31 1993-08-21 Canon Kk
JP3092761B2 (ja) * 1991-12-02 2000-09-25 キヤノン株式会社 画像表示装置及びその製造方法
US6107213A (en) * 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
JP3893645B2 (ja) * 1996-03-18 2007-03-14 ソニー株式会社 薄膜半導体装置およびｉｃカードの製造方法
JP3948035B2 (ja) * 1996-10-18 2007-07-25 ソニー株式会社 張り合わせｓｏｉ基板の作成方法
EP0840381A3 (en) * 1996-10-31 1999-08-04 Sony Corporation Thin-film semiconductor device and its manufacturing method and apparatus and thin-film semiconductor solar cell module and its manufacturing method
US6127199A (en) * 1996-11-12 2000-10-03 Seiko Epson Corporation Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device
JP3647176B2 (ja) * 1996-12-27 2005-05-11 キヤノン株式会社 半導体基材及び太陽電池の製造方法及びその製造装置
JP3647191B2 (ja) * 1997-03-27 2005-05-11 キヤノン株式会社 半導体装置の製造方法
JP3492142B2 (ja) * 1997-03-27 2004-02-03 キヤノン株式会社 半導体基材の製造方法
EP0926709A3 (en) * 1997-12-26 2000-08-30 Canon Kabushiki Kaisha Method of manufacturing an SOI structure
JPH11214720A (ja) * 1998-01-28 1999-08-06 Canon Inc 薄膜結晶太陽電池の製造方法
US6331208B1 (en) * 1998-05-15 2001-12-18 Canon Kabushiki Kaisha Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor
JP4476390B2 (ja) * 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4008133B2 (ja) * 1998-12-25 2007-11-14 株式会社半導体エネルギー研究所 半導体装置
TW491952B (en) * 1999-09-27 2002-06-21 Seiko Epson Corp Optoelectic apparatus and electronic apparatus
JP2001237403A (ja) * 2000-02-21 2001-08-31 Rohm Co Ltd 半導体装置の製法および超薄型半導体装置
JP2002229473A (ja) * 2001-01-31 2002-08-14 Canon Inc 表示装置の製造方法
JP4554180B2 (ja) * 2003-09-17 2010-09-29 ソニー株式会社 薄膜半導体デバイスの製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11652000B2 (en) 2020-08-19 2023-05-16 Kioxia Corporation Semiconductor device, method of manufacturing semiconductor device, and method of recycling substrate
US12148666B2 (en) 2020-08-19 2024-11-19 Kioxia Corporation Semiconductor device, method of manufacturing semiconductor device, and method of recycling substrate

Also Published As

Publication number Publication date
US7696020B2 (en) 2010-04-13
US20050059219A1 (en) 2005-03-17
US7626200B2 (en) 2009-12-01
CN1599067A (zh) 2005-03-23
US20090224267A1 (en) 2009-09-10
CN100578808C (zh) 2010-01-06
JP2005093625A (ja) 2005-04-07
US20060281235A1 (en) 2006-12-14
CN100394563C (zh) 2008-06-11
CN101026187A (zh) 2007-08-29
US7804094B2 (en) 2010-09-28

Similar Documents

Publication Publication Date Title
JP4554180B2 (ja) 薄膜半導体デバイスの製造方法
CN1260828C (zh) 半导体器件及其制造的方法
CN101861642B (zh) 薄膜晶体管、薄膜晶体管的制作方法以及显示装置
CN1090427A (zh) 半导体器件及其制造方法
US9466651B2 (en) Flexible active matrix display
JP2008124392A (ja) 半導体装置、その製造方法及び表示装置
US5650664A (en) Connector effecting an improved electrical connection and a semiconductor apparatus using such connector
TW200903806A (en) Power MOSFET structure and manufacturing method for the same
TWI285763B (en) Thin film transistor and method for manufacturing same
TW200423407A (en) Fabricating method of low temperature poly-silicon film and low temperature poly-silicon thin film transistor
JP3324518B2 (ja) 半導体装置の製造方法
CN1745480A (zh) 阵列基底液晶显示装置和制作阵列基底的方法
JP3171673B2 (ja) 薄膜トランジスタ及びその製造方法
JPH06301056A (ja) 薄膜半導体装置の製造方法
JP3371121B2 (ja) 半導体製造方法
CN115000093B (zh) 阵列基板及其制作方法、显示面板
TW202329256A (zh) 半導體裝置的製造方法及半導體裝置
JP2000036603A (ja) 薄膜トランジスタの製造方法
JP2005072350A (ja) 半導体装置、その製造方法および回路の製造方法
JP2561572B2 (ja) 絶縁ゲイト型電界効果トランジスタの作製方法
JP4115586B2 (ja) 半導体装置の作製方法
JP3310654B2 (ja) 半導体装置
JP2007242723A (ja) 電気光学装置の製造方法
CN103681349A (zh) 形成多晶硅膜的方法、薄膜晶体管和显示装置
JP2003298064A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050727

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070206

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070403

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070703

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070724

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20070910

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20070928

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20081218

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20081225

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100525

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100714

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130723

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130723

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees